









**TMUX7308F, TMUX7309F** SCDS403B - FEBRUARY 2021 - REVISED DECEMBER 2021


# TMUX730xF ±60-V Fault-Protected, 8:1 and Dual 4:1 Multiplexers with Latch-Up **Immunity and 1.8-V Logic**

#### 1 Features

- Wide supply range:
  - Dual supply: ±5 V to ±22 V
  - Single supply: 8 V to 44 V
- Integrated fault protection:
  - Overvoltage protection, source to supplies or source to drain: ±85 V
  - Overvoltage protection: ±60 V
  - Powered-off protection: ±60 V
  - Non-fault channels continue to operate
  - Known state without logic inputs present
  - Output clamped to the supply in overvoltage condition
- Latch-up immune
- 1.8-V Logic capable
- Fail-safe logic: up to 44 V independent of supply
- Integrated pull-down resistor on logic pins
- Break-before-make switching
- Industry standard TSSOP and smaller WQFN packages

# 2 Applications

- Factory automation and control
- Programmable logic controllers (PLC)
- Analog input modules
- Semiconductor test equipment
- Battery test equipment
- Servo drive control module
- Data acquisition systems (DAQ)



**Functional Block Diagram** 

# 3 Description

The TMUX7308F and TMUX7309F are modern complementary metal-oxide semiconductor (CMOS) analog multiplexers in 8:1 (single ended) and 4:1 (differential) configurations. The devices work well with dual supplies (±5 V to ±22 V), a single supply (8 V to 44 V), or asymmetric supplies (such as  $V_{DD} = 12$ V,  $V_{SS} = -5$  V). The overvoltage protection is available in powered and powered-off conditions, making the TMUX7308F and TMUX7309F devices suitable for applications where power supply sequencing cannot be precisely controlled.

The device blocks fault voltage up to +60 V or -60 V relative to ground in both powered and powered-off conditions. When no power supplies are present, the switch channels remain in the OFF state regardless of switch input conditions and logic control status. Under normal operation conditions, if the analog input signal level on any Sx pin exceeds the supply voltage (VDD or V<sub>SS</sub>) by a threshold voltage (V<sub>T</sub>), the channel turns OFF and the Sx pin becomes high impedance. When the fault channel is selected, the drain pin (D or Dx) is pulled to the supply  $(V_{DD} \text{ or } V_{SS})$  that was exceeded.

The low capacitance, low charge injection, and integrated fault protection enables the TMUX7308F and TMUX7309F devices to be used in front end data acquisition applications where high performance and high robustness are both critical. The devices are available in a standard TSSOP package and smaller WQFN package (ideal if PCB space is limited).

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TMUX7308F TMUX7309F	TSSOP (16) <sup>(2)</sup>	5.00 mm × 4.40 mm
	WQFN (16)	4.00 mm × 4.00 mm

- For all available packages, see the orderable addendum at the end of the data sheet.
- Preview package for TMUX7309F.



# **Table of Contents**

1 Features1	8.9 Fault Recovery Time	.30
2 Applications 1	8.10 Charge Injection	
3 Description1	8.11 Off Isolation	
4 Revision History2	8.12 Crosstalk	. 32
5 Device Comparison Table3	8.13 Bandwidth	. 33
6 Pin Configuration and Functions3	8.14 THD + Noise	33
7 Specifications5	9 Detailed Description	.34
7.1 Absolute Maximum Ratings5	9.1 Overview	
7.2 ESD Ratings5	9.2 Functional Block Diagram	. 34
7.3 Thermal Information6	9.3 Feature Description	.34
7.4 Recommended Operating Conditions6	9.4 Device Functional Modes	.37
7.5 Electrical Characteristics (Global)6	10 Application and Implementation	.39
7.6 ±15 V Dual Supply: Electrical Characteristics7	10.1 Application Information	39
7.7 ±20 V Dual Supply: Electrical Characteristics10	10.2 Typical Application	. 39
7.8 12 V Single Supply: Electrical Characteristics 13	11 Power Supply Recommendations	
7.9 36 V Single Supply: Electrical Characteristics 16	12 Layout	
7.10 Typical Characteristics19	12.1 Layout Guidelines	
8 Parameter Measurement Information26	12.2 Layout Example	41
8.1 On-Resistance26	13 Device and Documentation Support	.43
8.2 Off-Leakage Current26	13.1 Documentation Support	. 43
8.3 On-Leakage Current27	13.2 Receiving Notification of Documentation Updates.	.43
8.4 Input and Output Leakage Current Under	13.3 Support Resources	. 43
Overvoltage Fault27	13.4 Trademarks	.43
8.5 Break-Before-Make Delay28	13.5 Electrostatic Discharge Caution	.43
8.6 Enable Delay Time29	13.6 Glossary	
8.7 Transition Time29	14 Mechanical, Packaging, and Orderable	
8.8 Fault Response Time30	Information	. 43

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

# Changes from Revision A (October 2021) to Revision B (December 2021) Changed the status of the data sheet from: Advanced Information to: Production Data



# **5 Device Comparison Table**

PRODUCT	DESCRIPTION
TMUX7308F	+60 V/ –60 V Tolerant, Fault-protected, Latch-up Immune, Single-Ended 8:1 Multiplexer
TMUX7309F	+60 V/ –60 V Tolerant, Fault-protected, Latch-up Immune, 4:1, 2-Channel Multiplexer

# **6 Pin Configuration and Functions**




Figure 6-1. PW Package 16-Pin TSSOP, Top View





Figure 6-2. RRP Package 16-Pin WQFN, Top View

Table 6-1. Pin Functions: TMUX7308F

	PIN TYPE(1)		TVDE(1)	DESCRIPTION
NAME	TSSOP	WQFN	ITPE(')	DESCRIPTION
A0	1	15	I	Logic control input address 0 (A0), has internal 4 M $\Omega$ pull-down resistor. Controls switch state as shown in Section 9.4.3.
EN	2	16	I	Active high logic enable (EN) pin, has internal 4 M $\Omega$ pull-down resistor. The device is disabled and all switches become high impedance when the pin is low. When the pin is high, the Ax logic inputs determine individual switch states as shown in Section 9.4.3.
V <sub>SS</sub>	3	1	Р	Negative power supply. This pin is the most negative power-supply potential. In single-supply applications, this pin can be connected to ground. For reliable operation, connect a decoupling capacitor ranging from 0.1 $\mu F$ to 10 $\mu F$ between $V_{SS}$ and GND.
S1	4 2 I/O Overvoltage protected source pin 1. Can be an input or output.		Overvoltage protected source pin 1. Can be an input or output.	
S2	5	3	I/O	Overvoltage protected source pin 2. Can be an input or output.
S3	6	4	I/O	Overvoltage protected source pin 3. Can be an input or output.
S4	7	5	I/O	Overvoltage protected source pin 4. Can be an input or output.
D	8	6	I/O	Drain pin. Can be an input or output. The drain pin is not overvoltage protected.
S8	9	7	I/O	Overvoltage protected source pin 8. Can be an input or output.
S7	10	8	I/O	Overvoltage protected source pin 7. Can be an input or output.
S6	11	9	I/O	Overvoltage protected source pin 6. Can be an input or output.
S5	12	10	I/O	Overvoltage protected source pin 5. Can be an input or output.
V <sub>DD</sub>	13	11	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 $\mu$ F to 10 $\mu$ F between $V_{DD}$ and GND.
GND	14	12	Р	Ground (0 V) reference
A2	15	13	1	Logic control input address 2 (A2), has internal 4 M $\Omega$ pull-down resistor. Controls switch state as shown in Section 9.4.3.
A1	16	14	1	Logic control input address 1 (A1), has internal 4 M $\Omega$ pull-down resistor. Controls switch state as shown in Section 9.4.3.
	Thermal Pad P		Р	The thermal pad is not connected internally. It is recommended that the pad be tied to GND or $V_{SS}$ for best performance.

(1) I = input, O = output, I/O = input and output, P = power








Figure 6-3. (Preview) PW Package 16-Pin TSSOP, Top View

Figure 6-4. RRP Package 16-Pin WQFN, Top View

Table 6-2. Pin Functions: TMUX7309F

	PIN		TYPE <sup>(1)</sup>	DECODIDATION
NAME	TSSOP <sup>(2)</sup>	WQFN	ITPE	DESCRIPTION
A0	1	15	I	Logic control input address 0 (A0), has internal 4 M $\Omega$ pull-down resistor. Controls switch state as shown in Section 9.4.3.
EN	2	16	I	Active high logic enable (EN) pin, has internal 4 M $\Omega$ pull-down resistor. The device is disabled and all switches become high impedance when the pin is low. When the pin is high, the Ax logic inputs determine individual switch states as shown in Section 9.4.3.
V <sub>SS</sub>	3	1	Р	Negative power supply. This pin is the most negative power-supply potential. In single-supply applications, this pin can be connected to ground. For reliable operation, connect a decoupling capacitor ranging from 0.1 $\mu$ F to 10 $\mu$ F between V <sub>SS</sub> and GND.
S1A	4	2	I/O Overvoltage protected source pin 1A. Can be an input or output.	
S2A	5 3 I/O Overvoltage protected source pin 2A. Can be an input or output.		Overvoltage protected source pin 2A. Can be an input or output.	
S3A	6	4	I/O Overvoltage protected source pin 3A. Can be an input or output.	
S4A	7	5	I/O	Overvoltage protected source pin 4A. Can be an input or output.
DA	8	6	I/O	Drain terminal A. Can be an input or output. The drain pin is not overvoltage protected.
DB	9	7	I/O	Drain terminal B. Can be an input or output. The drain pin is not overvoltage protected.
S4B	10	8	I/O	Overvoltage protected source pin 4B. Can be an input or output.
S3B	11	9	I/O	Overvoltage protected source pin 3B. Can be an input or output.
S2B	12	10	I/O	Overvoltage protected source pin 2B. Can be an input or output.
S1B	13	11	I/O	Overvoltage protected source pin 1B. Can be an input or output.
V <sub>DD</sub>	14	12	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 $\mu F$ to 10 $\mu F$ between $V_{DD}$ and GND.
GND	15	13	Р	Ground (0 V) reference
A1			I	Logic control input address 1 (A1), has internal 4 M $\Omega$ pull-down resistor. Controls switch state as shown in Section 9.4.3.
Thermal Pad		Р	The thermal pad is not connected internally. It is recommended that the pad be tied to GND or $V_{SS}$ for best performance.	

- (1) I = input, O = output, I/O = input and output, P = power
- (2) Preview package

# 7 Specifications

# 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V <sub>DD</sub> to V <sub>SS</sub>			48	V
V <sub>DD</sub> to GND	Supply voltage	-0.3	48	V
V <sub>SS</sub> to GND		-48	0.3	V
V <sub>S</sub> to GND	Source input pin (Sx) voltage to GND	-65	65	V
V <sub>S</sub> to V <sub>DD</sub>	Source input pin (Sx) voltage to V <sub>DD</sub>	-90		V
V <sub>S</sub> to V <sub>SS</sub>	Source input pin (Sx) voltage to V <sub>SS</sub>		90	V
V <sub>D</sub>	Drain pin (D or Dx) voltage	V <sub>SS</sub> -0.7	V <sub>DD</sub> +0.7	V
V <sub>EN</sub> or V <sub>Ax</sub>	Logic control input pin voltage (EN, A0, A1, A2) <sup>(2)</sup>	GND -0.7	48	V
I <sub>EN</sub> or I <sub>Ax</sub>	Logic control input pin current (EN, A0, A1, A2) <sup>(2)</sup>	-30	30	mA
Is or I <sub>D (CONT)</sub>	Source or drain continuous current (Sx or D)	I <sub>DC</sub> ± 10 % <sup>(3)</sup>	I <sub>DC</sub> ± 10 % <sup>(3)</sup>	mA
T <sub>stg</sub>	Storage temperature	-65	150	°C
T <sub>A</sub>	Ambient temperature	-55	150	°C
$T_J$	Junction temperature		150	°C
P <sub>tot</sub> (4)	Total power dissipation (QFN)		1600	mW
P <sub>tot</sub> (5)	Total power dissipation (TSSOP)		650	mW

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Stresses have to be kept at or below both voltage and current ratings at all time.
- (3) Refer to Recommended Operating Conditions for I<sub>DC</sub> ratings.
- (4) For QFN package:  $P_{tot}$  derates linearly above  $T_A = 70^{\circ}$ C by 23.5 mW/°C
- (5) For TSSOP package: P<sub>tot</sub> derates linearly above T<sub>A</sub> = 70°C by 10.1 mW/°C

### 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±3500	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 or ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±750	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible if necessary precautions are taken.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible if necessary precautions are taken.



### 7.3 Thermal Information

		TMUX7308F		
	THERMAL METRIC(1)	PW (TSSOP)	RRP (QFN)	UNIT
		16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	100.4	43.0	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	31.3	28.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	46.4	17.9	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	1.7	0.4	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	45.8	17.9	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	4.2	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 7.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
V <sub>DD</sub> – V <sub>SS</sub> (1)	Power supply voltage differential		8	44	V
$V_{DD}$	Positive power supply voltage	Positive power supply voltage		44	V
Vs	Source pin (Sx) voltage (non-fault condition)		V <sub>SS</sub>	V <sub>DD</sub>	V
V <sub>S</sub> to GND	Source pin (Sx) voltage to GND (fault condition	)	-60	-60 60	
V <sub>S</sub> to V <sub>DD</sub> <sup>(2)</sup>	Source pin (Sx) voltage to V <sub>DD</sub> or V <sub>D</sub> (fault cond	dition)	-85	-85	
V <sub>S</sub> to V <sub>SS</sub> <sup>(2)</sup>	Source pin (Sx) voltage to V <sub>SS</sub> or V <sub>D</sub> (fault condition)			85	
$V_D$	Drain pin (D, Dx) voltage		V <sub>SS</sub>	$V_{DD}$	V
V <sub>EN</sub> or V <sub>Ax</sub>	Logic control input pin voltage (EN, A0, A1, A2)		0	44	V
T <sub>A</sub>	Ambient temperature		<b>-40</b> 125		°C
		T <sub>A</sub> = 25°C		9	
$I_{DC}$	Continuous current through switch	T <sub>A</sub> = 85°C		6.5	mA
		T <sub>A</sub> = 125°C		5	1

# 7.5 Electrical Characteristics (Global)

at T<sub>A</sub> = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG SWI	тсн						
V <sub>T</sub>	Threshold voltage for fault detector		25°C		0.7		V
LOGIC INPUT	ОUТРUТ						
V <sub>IH</sub>	High-level input voltage	EN, Ax pins	-40°C to +125°C	1.3		44	V
V <sub>IL</sub>	Low-level input voltage	EN, Ax pins	–40°C to +125°C	0		0.8	V
POWER SUPP	LY						
VT	Undervoltage lockout (UVLO) threshold voltage (V <sub>DD</sub> – V <sub>SS</sub> )	Rising edge, single supply	-40°C to +125°C	5.1	6	6.4	V
	Undervoltage lockout (UVLO) threshold voltage (V <sub>DD</sub> – V <sub>SS</sub> )	Falling edge, single supply	-40°C to +125°C	5	5.8	6.3	V
V <sub>HYS</sub>	V <sub>DD</sub> Undervoltage lockout (UVLO) hysteresis	Single supply	-40°C to +125°C		0.2		V
R <sub>D(OVP)</sub>	Drain resistance to supply rail during	ng overvoltage event on selected source pin	25°C		40		kΩ

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

 $V_{DD}$  and  $V_{SS}$  can be any value as long as 8 V  $\leq$  ( $V_{DD} - V_{SS}$ )  $\leq$  44 V, and the minimum  $V_{DD}$  is met. Under a fault condition, the potential difference between source pin (Sx) and supply pins ( $V_{DD}$  and  $V_{SS}$ .) or source pin (Sx) and drain pins (D, Dx) may not exceed 85 V.



# 7.6 ±15 V Dual Supply: Electrical Characteristics

 $V_{DD}$  = +15 V ± 10%,  $V_{SS}$  = -15 V ±10%, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +15 V,  $V_{SS}$  = -15 V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	25°C (unless otherwise noted) TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG SWIT	ГСН						
			25°C		180	250	
R <sub>ON</sub>	On-resistance	$V_S = -10 \text{ V to } +10 \text{ V, } I_S = -1 \text{ mA}$	-40°C to +85°C			330	Ω
			-40°C to +125°C			390	
			25°C		2.5	8	
ΔR <sub>ON</sub>	On-resistance mismatch between channels	$V_S = -10 \text{ V to } +10 \text{ V, } I_S = -1 \text{ mA}$	-40°C to +85°C			12	Ω
	Citatilleis		-40°C to +125°C			13	
			25°C		1.5	3.5	
R <sub>FLAT</sub>	On-resistance flatness	$V_S = -10 \text{ V to } +10 \text{ V, } I_S = -1 \text{ mA}$	-40°C to +85°C			4	Ω
			-40°C to +125°C			4	
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 0 V, I <sub>S</sub> = -1 mA	-40°C to +125°C		1		Ω/°C
=		V <sub>DD</sub> = 16.5 V, V <sub>SS</sub> = -16.5 V	25°C	-1	0.1	1	
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	Switch state is off V <sub>S</sub> = +10 V / –10 V	-40°C to +85°C	-1		1	nA
		$V_D = -10 \text{ V} / + 10 \text{ V}$	–40°C to +125°C	-4		4	
		V <sub>DD</sub> = 16.5 V, V <sub>SS</sub> = -16.5 V	25°C	-1	0.1	1	
$I_{D(OFF)}$	Drain off leakage current <sup>(1)</sup>	Switch state is off V <sub>S</sub> = +10 V / –10 V	-40°C to +85°C	-3		3	4
		$V_D = -10 \text{ V} / + 10 \text{ V}$	–40°C to +125°C	-14		14	
	Output on leakage current <sup>(2)</sup>	$V_{DD}$ = 16.5 V, $V_{SS}$ = -16.5 V Switch state is on $V_S$ = $V_D$ = ±10 V	25°C	-1.5	0.3	1.5	nA
I <sub>S(ON)</sub>			-40°C to +85°C	-5		5	
I <sub>D(ON)</sub>			-40°C to +125°C	-22		22	
FAULT CONDI	TION			1			
I <sub>S(FA)</sub>	Input leakage current durring overvoltage	V <sub>S</sub> = ± 60 V, GND = 0 V, V <sub>DD</sub> = 16.5 V, V <sub>SS</sub> = -16.5 V	-40°C to +125°C		±110		μA
I <sub>S(FA)</sub> Grounded	Input leakage current during overvoltage with grounded supply voltages	V <sub>S</sub> = ± 60 V, GND = 0 V V <sub>DD</sub> = V <sub>SS</sub> = 0 V	-40°C to +125°C		±135		μA
I <sub>S(FA)</sub> Floating	Input leakage current during overvoltage with floating supply voltages	$V_S = \pm 60 \text{ V}, \text{ GND} = 0 \text{ V},$ $V_{DD} = V_{SS} = \text{floating}$	-40°C to +125°C		±135		μA
		V <sub>S</sub> = ± 60 V, GND = 0 V,	25°C	-50	±10	50	
$I_{D(FA)}$	Output leakage current during overvoltage	$V_{DD} = 16.5 \text{ V}, V_{SS} = -16.5 \text{ V}, -15.5 \text{V} \le$	–40°C to +85°C	-70		70	nA
		$V_D \le 16.5V$	–40°C to +125°C	-90		90	
	Output leakage current		25°C	-50	±1	50	
I <sub>D(FA) Grounded</sub>	during overvoltage with	$V_S = \pm 60 \text{ V}, \text{ GND} = 0 \text{ V},$ $V_{DD} = V_{SS} = 0 \text{ V}$	–40°C to +85°C	-100		100	nA
	grounded supply voltages	100 133 1 1	-40°C to +125°C	-500		500	
	Output leakage current		25°C		±3		
I <sub>D(FA) Floating</sub>	during overvoltage with	$V_S = \pm 60 \text{ V}, \text{ GND} = 0 \text{ V},$ $V_{DD} = V_{SS} = \text{floating}$	-40°C to +85°C		±5		μΑ
	floating supply voltages	100 1339	-40°C to +125°C		±8		
LOGIC INPUT/	OUTPUT						
1	High lovel input access	V -V -V	25°C	-2	± 0.6	2	ι. Λ
IIH	High-level input current	$V_{EN} = V_{Ax} = V_{DD}$	-40°C to +125°C	-2		2	μA
1	Low lovel input correct	V = V = 0 V	25°C	-1.1	± 0.6	1.1	ι. Λ
I <sub>IL</sub>	Low-level input current	$V_{EN} = V_{Ax} = 0 V$	-40°C to +125°C	-1.2		1.2	μA



# 7.6 ±15 V Dual Supply: Electrical Characteristics (continued)

 $V_{DD} = +15~V \pm 10\%,~V_{SS} = -15~V \pm 10\%,~GND = 0~V~(unless~otherwise~noted)$  Typical at  $V_{DD} = +15~V,~V_{SS} = -15~V,~T_A = 25^{\circ}C~(unless~otherwise~noted)$ 

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN T	ΥP	MAX	UNIT
SWITCHING	CHARACTERISTICS						
			25°C		165	265	
t <sub>ON (EN)</sub>	Enable turn-on time	$V_S = 10 \text{ V},$ $R_I = 4 \text{ k}\Omega, C_I = 12 \text{ pF}$	-40°C to +85°C			285	ns
	Ν - 4 κιν, Ο - 12 μι	-40°C to +125°C			300		
			25°C	;	350	400	
t <sub>OFF (EN)</sub>	Enable turn-off time	$V_S = 10 \text{ V},$ $R_1 = 4 \text{ k}\Omega, C_1 = 12 \text{ pF}$	-40°C to +85°C			400	ns
		1 Kiz, 6 12 pi	-40°C to +125°C		350 400 400 420 170 225 245 260 300 1.2 120 -15 -82 -95 -103 150		
			25°C		170	225	
t <sub>TRAN</sub>	Transition time	$V_S = 10 \text{ V},$ $R_I = 4 \text{ k}\Omega, C_I = 12 \text{ pF}$	-40°C to +85°C			245	ns
		, , , , , , , , , , , , , , , , , , ,	-40°C to +125°C			260	
t <sub>RESPONSE</sub>	Fault response time	$R_L = 4 \text{ k}\Omega, C_L = 12 \text{ pF}$	25°C	;	300		ns
t <sub>RECOVERY</sub>	Fault recovery time	$R_L = 4 \text{ k}\Omega, C_L = 12 \text{ pF}$	25°C		1.2		μs
t <sub>BBM</sub>	Break-before-make time delay	$V_S = 10 \text{ V}, R_L = 4 \text{ k}\Omega, C_L = 12 \text{ pF}$	-40°C to +125°C	50	120		ns
Q <sub>INJ</sub>	Charge injection	V <sub>S</sub> = 0 V, C <sub>L</sub> = 1 nF	25°C	-	-15		рC
O <sub>ISO</sub>	Off-isolation	$R_S = 50 \Omega$ , $R_L = 50 \Omega$ , $C_L = 5 pF$ , $V_S = 200 \text{ mV}_{RMS}$ , $V_{BIAS} = 0 \text{ V}$ , $f = 1 \text{ MHz}$	25°C	-	-82		dB
	Intra-channel crosstalk	$-R_S = 50 \Omega$ , $R_L = 50 \Omega$ , $C_L = 5 pF$ ,	25°C	-	-95		dB
X <sub>TALK</sub>	Inter-channel crosstalk (TMUX7309F)	$V_S = 200 \text{ mV}_{RMS}, V_{BIAS} = 0 \text{ V, } f = 1 \text{ MHz}$	25°C		50 120 -15 -82 -95 -103 150 M 280 M	dB	
BW	-3 dB bandwidth (TMUX7308F)	$R_S = 50 \Omega$ , $R_L = 50 \Omega$ , $C_L = 5 pF$ ,	25°C		150		MHz
DVV	-3 dB bandwidth (TMUX7309F)	$V_S = 200 \text{ mV}_{RMS}, V_{BIAS} = 0 \text{ V}$	25°C		280	265 285 300 400 400 420 225 245	MHz
I <sub>LOSS</sub>	Insertion loss	$R_S = 50 \Omega$ , $R_L = 50 \Omega$ , $C_L = 5 pF$ , $V_S = 200 \text{ mV}_{RMS}$ , $V_{BIAS} = 0 \text{ V}$ , $f = 1 \text{ MHz}$	25°C		-9		dB
THD+N	Total harmonic distortion plus noise	$R_S = 40 \Omega$ , $R_L = 10k \Omega$ , $V_S = 15 V_{PP}$ , $V_{BIAS} = 0 V$ , $f = 20 Hz$ to $20k Hz$	25°C	0.00	)15		%
C <sub>S(OFF)</sub>	Input off-capacitance	f = 1 MHz, V <sub>S</sub> = 0 V	25°C		3.5		pF
0	Output off-capacitance (TMUX7308F)	f = 1 MHz, V <sub>S</sub> = 0 V	25°C		28		pF
$C_{D(OFF)}$	Output off-capacitance (TMUX7309F)	f = 1 MHz, V <sub>S</sub> = 0 V	25°C		15		pF
C <sub>S(ON)</sub>	Input/Output on-capacitance (TMUX7308F)	f = 1 MHz, V <sub>S</sub> = 0 V	25°C		30		pF
C <sub>D(ON)</sub>	Input/Output on-capacitance (TMUX7309F)	f = 1 MHz, V <sub>S</sub> = 0 V	25°C		17		pF

# 7.6 ±15 V Dual Supply: Electrical Characteristics (continued)

 $V_{DD}$  = +15 V ± 10%,  $V_{SS}$  = -15 V ±10%, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +15 V,  $V_{SS}$  = -15 V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
POWER SUPP	PLY		<u>'</u>				
			25°C		0.25	0.5	
$I_{DD}$	V <sub>DD</sub> supply current	$V_{DD} = 16.5 \text{ V}, V_{SS} = -16.5 \text{ V},$ $V_{Ax} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}, V_{EN} = 5 \text{ V or } V_{DD}$	-40°C to +85°C			0.5	mA
		V <sub>AX</sub> = 0 V, 3 V, 01 V <sub>DD</sub> , V <sub>EN</sub> = 3 V 01 V <sub>DD</sub>	-40°C to +125°C			0.5	
			25°C		0.15	0.4	
I <sub>SS</sub>	V <sub>SS</sub> supply current	$V_{DD} = 16.5 \text{ V}, V_{SS} = -16.5 \text{ V},$ $V_{Ax} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}, V_{EN} = 5 \text{ V or } V_{DD}$	-40°C to +85°C			0.4	mA
		V <sub>AX</sub> = 0 V, 3 V, 01 V <sub>DD</sub> , V <sub>EN</sub> = 3 V 01 V <sub>DD</sub>	-40°C to +125°C			0.4	
I <sub>GND</sub>	GND current	V <sub>DD</sub> = 16.5 V, V <sub>SS</sub> = -16.5 V, V <sub>AX</sub> = 0 V, 5 V, or V <sub>DD</sub> , V <sub>EN</sub> = 5 V or V <sub>DD</sub>	25°C	0	.075		mA
		V <sub>S</sub> = ± 60 V.	25°C		0.25	1	
I <sub>DD(FA)</sub>	V <sub>DD</sub> supply current under fault	V <sub>DD</sub> = 16.5 V, V <sub>SS</sub> = -16.5 V, V <sub>AX</sub> = 0 V, 5 V, or V <sub>DD</sub> , V <sub>EN</sub> = 5 V or V <sub>DD</sub>	-40°C to +85°C			1	mA
			-40°C to +125°C			1	
		V <sub>S</sub> = ± 60 V,	25°C		0.15	0.5	
I <sub>SS(FA)</sub>	V <sub>SS</sub> supply current under fault	$V_{DD} = 16.5 \text{ V}, V_{SS} = -16.5 \text{ V},$	-40°C to +85°C			0.5	mA
		$V_{Ax} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}, V_{EN} = 5 \text{ V or } V_{DD}$	-40°C to +125°C			0.5	
I <sub>GND(FA)</sub>	GND current under fault	$\begin{aligned} &V_S = \pm60 \text{ V,} \\ &V_{DD} = 16.5 \text{ V,} V_{SS} = -16.5 \text{ V,} \\ &V_{Ax} = 0 \text{ V, 5 V, or } V_{DD}, V_{EN} = 5 \text{ V or } V_{DD} \end{aligned}$	25°C		0.15		mA
			25°C		0.15	0.5	
I <sub>DD(DISABLE)</sub>	V <sub>DD</sub> supply current (disable mode)	$V_{DD} = 16.5 \text{ V}, V_{SS} = -16.5 \text{ V},$ $V_{Ax} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}, V_{EN} = 0 \text{ V}$	-40°C to +85°C			0.5	mA
		VAX S V, S V, SI VDD, VEN S V	-40°C to +125°C			0.5	
			25°C		0.1	0.4	
I <sub>SS(DISABLE)</sub>	V <sub>SS</sub> supply current (disable mode)	$V_{DD} = 16.5 \text{ V}, V_{SS} = -16.5 \text{ V},$ $V_{Ax} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}, V_{EN} = 0 \text{ V}$	-40°C to +85°C			0.4	mA
			-40°C to +125°C			0.4	

<sup>(1)</sup> When  $V_S$  is positive,  $V_D$  is negative. And when  $V_S$  is negative,  $V_D$  is positive.

When  $V_S$  is at a voltage potential,  $V_D$  is floating. And when  $V_D$  is at a voltage potential,  $V_S$  is floating.



# 7.7 ±20 V Dual Supply: Electrical Characteristics

 $V_{DD}$  = +20 V ± 10%,  $V_{SS}$  = -20 V ±10%, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +20 V  $V_{SS}$  = -20 V  $T_A$  = 25°C. (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG SWIT	ГСН						
			25°C		180	250	
R <sub>ON</sub>	On-resistance	$V_S = -15 \text{ V to } +15 \text{ V, } I_S = -1 \text{ mA}$	-40°C to +85°C			330	Ω
			-40°C to +125°C			390	
			25°C		2.5	8	
ΔR <sub>ON</sub>	On-resistance mismatch between channels	$V_S = -15 \text{ V to } +15 \text{ V, } I_S = -1 \text{ mA}$	-40°C to +85°C			12	Ω
	Charineis		-40°C to +125°C			13	
			25°C		8	10	
R <sub>FLAT</sub>	On-resistance flatness	$V_S = -15 \text{ V to } +15 \text{ V, } I_S = -1 \text{ mA}$	-40°C to +85°C			12	Ω
			-40°C to +125°C			12	
			25°C		1.5	3.5	
R <sub>FLAT</sub>	On-resistance flatness	$V_S = -13.5 \text{ V to } +13.5 \text{ V, } I_S = -1 \text{ mA}$	-40°C to +85°C			4	Ω
			-40°C to +125°C			4	
R <sub>ON_DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 0 V, I <sub>S</sub> = -1 mA	-40°C to +125°C		1		Ω/°C
		V <sub>DD</sub> = 22 V, V <sub>SS</sub> = -22 V	25°C	-1	0.1	1	
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	Switch state is off V <sub>S</sub> = +15 V / -15 V	-40°C to +85°C	-1		1	nA
		V <sub>D</sub> = -15 V / + 15 V	-40°C to +125°C	-4		4	
		V <sub>DD</sub> = 22 V, V <sub>SS</sub> = -22 V	25°C	-1	0.1	1	
D(OFF)	Drain off leakage current <sup>(1)</sup>	Switch state is off $V_S = +15 \text{ V} / -15 \text{ V}$	-40°C to +85°C	-3		3	nA
		V <sub>D</sub> = -15 V / + 15 V	-40°C to +125°C	-14		14	
		V <sub>DD</sub> = 22 V, V <sub>SS</sub> = –22 V	25°C	-1.5	0.3	1.5	
I <sub>S(ON)</sub> I <sub>D(ON)</sub>	Output on leakage current(2)	Switch state is on	-40°C to +85°C	-5 5	5	nA	
-D(ON)		$V_S = V_D = \pm 15 \text{ V}$	-40°C to +125°C	-22		22	
FAULT CONDIT	TION						
I <sub>S(FA)</sub>	Input leakage current durring overvoltage	V <sub>S</sub> = ± 60 V, GND = 0 V, V <sub>DD</sub> = 22 V, V <sub>SS</sub> = -22 V	-40°C to +125°C		±95		μA
I <sub>S(FA)</sub> Grounded	Input leakage current during overvoltage with grounded supply voltages	V <sub>S</sub> = ± 60 V, GND = 0 V, V <sub>DD</sub> = V <sub>SS</sub> = 0 V	-40°C to +125°C		±135		μΑ
I <sub>S(FA)</sub> Floating	Input leakage current during overvoltage with floating supply voltages	$V_S = \pm 60 \text{ V}, \text{ GND} = 0 \text{ V},$ $V_{DD} = V_{SS} = \text{floating}$	-40°C to +125°C		±135		μΑ
		$V_S = \pm 60 \text{ V, GND} = 0 \text{V,}$	25°C	-50	±10	50	
$I_{D(FA)}$	Output leakage current during overvoltage	$V_{DD} = 22 \text{ V}, V_{SS} = -22 \text{ V},$	-40°C to +85°C	-70		70	nA
		$-21V \le V_D \le 22V$	-40°C to +125°C	-90		90	
	Output leakage current	V . COV OND OV	25°C	-50	±1	50	
I <sub>D(FA)</sub> Grounded	during overvoltage with	$V_S = \pm 60 \text{ V}, \text{ GND} = 0 \text{ V},$ $V_{DD} = V_{SS} = 0 \text{ V}$	-40°C to +85°C	-100		100	nA
	grounded supply voltages	55 66	-40°C to +125°C	-500		500	
	Output leakage current	V . COV OND OV	25°C		±3		
I <sub>D(FA) Floating</sub>	during overvoltage with	$V_S = \pm 60 \text{ V}, \text{ GND} = 0 \text{ V},$ $V_{DD} = V_{SS} = \text{floating}$	-40°C to +85°C		±5		μΑ
	floating supply voltages		-40°C to +125°C		±8		
LOGIC INPUT/	OUTPUT						
I	High-level input current	$V_{EN} = V_{Ax} = V_{DD}$	25°C	-2.2	± 0.6	2.2	μA
I <sub>IH</sub>	i ngn-ievei input current	VEN - VAX - VDD	-40°C to +125°C	-2.2		2.2	μΑ
 I	Low-level input current	V= V= 0 V	25°C	-1.1	± 0.6	1.1	11.0
I <sub>IL</sub>	Low-level input culterit	$V_{EN} = V_{Ax} = 0 V$	-40°C to +125°C	-1.2		1.2	μA

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

# 7.7 ±20 V Dual Supply: Electrical Characteristics (continued)

 $V_{DD}$  = +20 V ± 10%,  $V_{SS}$  = -20 V ±10%, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +20 V,  $V_{SS}$  = -20 V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
SWITCHING	CHARACTERISTICS						
			25°C		175	300	
t <sub>ON (EN)</sub>	Enable turn-on time	$V_S = 10 \text{ V},$ $R_L = 4 \text{ k}\Omega, C_L = 12 \text{ pF}$	-40°C to +85°C			325	ns
		Ν = 4 κα, σ = 12 μ	-40°C to +125°C			350	
			25°C		350	400	
t <sub>OFF (EN)</sub>	Enable turn-off time	$V_S = 10 \text{ V},$ $R_1 = 4 \text{ k}\Omega, C_1 = 12 \text{ pF}$	-40°C to +85°C			400	ns
		, , , , , , , , , , , , , , , , , , ,	-40°C to +125°C			420	
			25°C		170	245	
t <sub>TRAN</sub>	Transition time	$V_S = 10 \text{ V},$ $R_1 = 4 \text{ k}\Omega, C_1 = 12 \text{ pF}$	-40°C to +85°C			270	ns
		, , , , , , , , , , , , , , , , , , ,	-40°C to +125°C			285	
t <sub>RESPONSE</sub>	Fault response time	$R_L = 4 \text{ k}\Omega, C_L = 12 \text{ pF}$	25°C		300		ns
t <sub>RECOVERY</sub>	Fault recovery time	$R_L = 4 \text{ k}\Omega, C_L = 12 \text{ pF}$	25°C		1.2		μs
t <sub>BBM</sub>	Break-before-make time delay	$V_S = 10 \text{ V}, R_L = 4 \text{ k}\Omega, C_L = 12 \text{ pF}$	-40°C to +125°C	50	120		ns
Q <sub>INJ</sub>	Charge injection	$V_S = 0 \text{ V}, C_L = 1 \text{ nF}, R_S = 0 \Omega$	25°C		-17		рC
O <sub>ISO</sub>	Off-isolation	$R_S = 50 \Omega$ , $R_L = 50 \Omega$ , $C_L = 5 pF$ , $V_S = 200 \text{ mV}_{RMS}$ , $V_{BIAS} = 0 \text{ V}$ , $f = 1 \text{ MHz}$	25°C		-85		dB
	Intra-channel crosstalk	$R_S = 50 \Omega$ , $R_L = 50 \Omega$ , $C_L = 5 pF$ ,	25°C		-95		
X <sub>TALK</sub>	Inter-channel crosstalk (TMUX7309F)	$V_S = 200 \text{ mV}_{RMS}, V_{BIAS} = 0 \text{ V, } f = 1 \text{ MHz}$	25°C	-	-103		dB
BW	-3 dB bandwidth (TMUX7308F)	$R_S = 50 \Omega$ , $R_L = 50 \Omega$ , $C_L = 5 pF$ ,	25°C		150		MHz
DVV	-3 dB bandwidth (TMUX7309F)	$V_S = 200 \text{ mV}_{RMS}, V_{BIAS} = 0 \text{ V}$	25°C		285		IVITZ
I <sub>LOSS</sub>	Insertion loss	$R_S = 50 \Omega$ , $R_L = 50 \Omega$ , $C_L = 5 pF$ , $V_S = 200 \text{ mV}_{RMS}$ , $V_{BIAS} = 0 \text{ V}$ , $f = 1 \text{ MHz}$	25°C		-9		dB
THD+N	Total harmonic distortion plus noise	$R_S = 40 \Omega$ , $R_L = 10k \Omega$ , $V_S = 20 V_{PP}$ , $V_{BIAS} = 0 V$ , $f = 20 Hz$ to $20k Hz$	25°C	0.0	0015		%
C <sub>S(OFF)</sub>	Input off-capacitance	f = 1 MHz, V <sub>S</sub> = 0 V	25°C		3.5		pF
	Output off-capacitance (TMUX7308F)	f = 1 MHz, V <sub>S</sub> = 0 V	25°C		28		r
$C_{D(OFF)}$	Output off-capacitance (TMUX7309F)	f = 1 MHz, V <sub>S</sub> = 0 V	25°C		14		pF
C <sub>S(ON)</sub>	Input/Output on-capacitance (TMUX7308F)	f = 1 MHz, V <sub>S</sub> = 0 V	25°C		30		
C <sub>D(ON)</sub>	Input/Output on-capacitance (TMUX7309F)	f = 1 MHz, V <sub>S</sub> = 0 V	25°C		16		pF

# 7.7 ±20 V Dual Supply: Electrical Characteristics (continued)

 $V_{DD} = +20 \text{ V} \pm 10\%, \ V_{SS} = -20 \text{ V} \pm 10\%, \ \text{GND} = 0 \text{ V} \ \text{(unless otherwise noted)}$  Typical at  $V_{DD} = +20 \text{ V}, \ V_{SS} = -20 \text{ V}, \ T_A = 25^{\circ}\text{C} \ \text{(unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
POWER SUPP	PLY						
			25°C		0.25	0.5	
I <sub>DD</sub>	V <sub>DD</sub> supply current	$V_{DD} = 22 \text{ V}, V_{SS} = -22 \text{ V},$ $V_{Ax} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}, V_{EN} = 5 \text{ V or } V_{DD}$	-40°C to +85°C			0.5	mA
		VAX 0 V, 0 V, 0. VDD, VEN 0 V C. VDD	-40°C to +125°C			0.5	
			25°C		0.15	0.4	
I <sub>SS</sub>	V <sub>SS</sub> supply current	$V_{DD} = 22 \text{ V}, V_{SS} = -22 \text{ V},$ $V_{Ax} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}, V_{EN} = 5 \text{ V or } V_{DD}$	-40°C to +85°C			0.4	mA
		TAX 0 1, 0 1, 0. 100, TEN 0 1 0. 100	-40°C to +125°C			0.4	
I <sub>GND</sub>	GND current	VDD = 22 V, VSS = -22 V,VAx = 0 V, 5 V, or VDD, VEN = 5 V or VDD	25°C	(	0.075		mA
		V <sub>S</sub> = ± 60 V,	25°C		0.25	1	
I <sub>DD(FA)</sub>	V <sub>DD</sub> supply current under fault	$V_{DD} = 22 \text{ V}, V_{SS} = -22 \text{ V}, V_{AX} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}, V_{EN} = 5 \text{ V or } V_{DD}$	-40°C to +85°C			1	mA
			-40°C to +125°C			1	
		V <sub>S</sub> = ± 60 V,	25°C		0.15	0.5	
I <sub>SS(FA)</sub>	V <sub>SS</sub> supply current under fault	$V_{DD} = 22 \text{ V}, V_{SS} = -22 \text{ V},$	-40°C to +85°C			0.5	mA
		$V_{Ax} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}, V_{EN} = 5 \text{ V or } V_{DD}$	-40°C to +125°C			0.5	
I <sub>GND(FA)</sub>	GND current under fault	VS = ± 60 V,VDD = 22 V, VSS = -22 V,VAx = 0 V, 5 V, or VDD, VEN = 5 V or VDD	25°C		0.15		mA
			25°C		0.15	0.5	mA
I <sub>DD(DISABLE)</sub>	V <sub>DD</sub> supply current (disable mode)	$V_{DD} = 22 \text{ V}, V_{SS} = -22 \text{ V},$ $V_{Ax} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}, V_{EN} = 0 \text{ V}$	-40°C to +85°C			0.5	mA
(,,		VAX - C V, C V, C VDD, VEN - C V	-40°C to +125°C			0.5	mA
			25°C		0.1	0.4	mA
I <sub>SS(DISABLE)</sub>	V <sub>SS</sub> supply current (disable mode)	$V_{DD} = 22 \text{ V}, V_{SS} = -22 \text{ V},$ $V_{Ax} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}, V_{FN} = 0 \text{ V}$	-40°C to +85°C			0.4	mA
		AX 2 1, 0 1, 0. LDD, LEIN 0 1	-40°C to +125°C			0.4	mA

When  $V_{\text{S}}$  is positive,  $V_{\text{D}}$  is negative. And when  $V_{\text{S}}$  is negative,  $V_{\text{D}}$  is positive.

When  $V_S$  is at a voltage potential,  $V_D$  is floating. And when  $V_D$  is at a voltage potential,  $V_S$  is floating.



# 7.8 12 V Single Supply: Electrical Characteristics

 $V_{DD}$  = +12 V ± 10%,  $V_{SS}$  = 0 V, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +12 V,  $V_{SS}$  = 0 V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
ANALOG SWIT	ГСН						
R <sub>ON</sub>	On-resistance	$V_S = 0 \text{ V to } 7.8 \text{ V}, I_S = -1 \text{ mA}$	25°C		180	250	Ω
R <sub>ON</sub>	On-resistance	$V_S = 0 \text{ V to } 7.8 \text{ V, } I_S = -1 \text{ mA}$	-40°C to +85°C			330	Ω
Ron	On-resistance	$V_S = 0 \text{ V to } 7.8 \text{ V, } I_S = -1 \text{ mA}$	-40°C to +125°C			390	Ω
			25°C		2.5	8	
IR <sub>ON</sub>	On-resistance mismatch between channels	$V_S = 0 \text{ V to } 7.8 \text{ V, } I_S = -1 \text{ mA}$	-40°C to +85°C			12	Ω
	Citatilleis		-40°C to +125°C			13	
			25°C		7	30	
FLAT	On-resistance flatness	$V_S = 0 \text{ V to } 7.8 \text{ V, } I_S = -1 \text{ mA}$	-40°C to +85°C			45	Ω
			-40°C to +125°C			75	
			25°C		1.5	7	
FLAT	On-resistance flatness	$V_S = 1 \text{ V to } 7.8 \text{ V, } I_S = -1 \text{ mA}$	-40°C to +85°C			8	Ω
			-40°C to +125°C			8	
ON DRIFT	On-resistance drift	V <sub>S</sub> = 6 V, I <sub>S</sub> = -1 mA	-40°C to +125°C		1		Ω/°C
		V <sub>DD</sub> = 13.2 V, V <sub>SS</sub> = 0 V	25°C	-1	0.1	1	
S(OFF)	Source off leakage current <sup>(1)</sup>	Switch state is off V <sub>S</sub> = 10 V / 1 V	-40°C to +85°C	-1		1	nA
		V <sub>D</sub> = 1 V / 10 V	-40°C to +125°C	-4		4	
		V <sub>DD</sub> = 13.2 V, V <sub>SS</sub> = 0 V	25°C	-1	0.1	1	
O(OFF)	Drain off leakage current <sup>(1)</sup>	Switch state is off V <sub>S</sub> = 10 V / 1 V	-40°C to +85°C	-3		3	nA
		$V_D = 1 \text{ V } / 10 \text{ V}$	-40°C to +125°C	-14		14	
		V <sub>DD</sub> = 13.2 V, V <sub>SS</sub> = 0 V	25°C	-1.5	0.3	1.5	
S(ON)	Output on leakage current(2)	Switch state is on	-40°C to +85°C	-5		5	nA
D(ON)		$V_S = V_D = 10 \text{ V or } 1 \text{ V}$	-40°C to +125°C	-22		22	
AULT CONDI	TION	I					
6(FA)	Input leakage current durring overvoltage	V <sub>S</sub> = ± 60 V, GND = 0 V, V <sub>DD</sub> = 13.2 V, V <sub>SS</sub> = 0 V	-40°C to +125°C		±145		μA
S(FA) Grounded	Input leakage current during overvoltage with grounded supply voltages	V <sub>S</sub> = ± 60 V, GND = 0 V, V <sub>DD</sub> = V <sub>SS</sub> = 0 V	-40°C to +125°C		±135		μA
S(FA) Floating	Input leakage current during overvoltage with floating supply voltages	$V_S = \pm 60 \text{ V}, \text{ GND} = 0 \text{ V},$ $V_{DD} = V_{SS} = \text{floating}$	-40°C to +125°C		±135		μA
		V <sub>S</sub> = ± 60 V, GND = 0 V,	25°C	-50	±10	50	
D(FA)	Output leakage current during overvoltage	$V_{DD} = 13.2 \text{ V}, V_{SS} = 0 \text{ V},$	-40°C to +85°C	-70		70	nA
	daring ever veltage	$1V \le V_D \le 13.2V$	-40°C to +125°C	-90		90	
	Output leakage current		25°C	-50	±1	50	
D(FA) Grounded	during overvoltage with	$V_S = \pm 60 \text{ V}, \text{ GND} = 0 \text{ V},$ $V_{DD} = V_{SS} = 0 \text{ V}$	-40°C to +85°C	-100		100	nA
	grounded supply voltages	V DD - VSS - O V	-40°C to +125°C	-500		500	
	Output leakage current		25°C		±3		
O(FA) Floating	during overvoltage with	$V_S = \pm 60 \text{ V}, \text{ GND} = 0 \text{ V},$ $V_{DD} = V_{SS} = \text{ floating}$	-40°C to +85°C		±5		μA
	floating supply voltages	V <sub>DD</sub> – V <sub>SS</sub> – iloating	-40°C to +125°C		±8		
OGIC INPUT/	ОИТРИТ		1				
-			25°C	-2	± 0.6	2	μΑ
Н	High-level input current	$V_{EN} = V_{Ax} = V_{DD}$	-40°C to +125°C	-2		2	μA
	<u> </u>		25°C	-1.1	± 0.6	1.1	-
IL	Low-level input current	$V_{EN} = V_{Ax} = 0 V$	-40°C to +125°C	-1.2		1.2	μA



# 7.8 12 V Single Supply: Electrical Characteristics (continued)

 $V_{DD}$  = +12 V ± 10%,  $V_{SS}$  = 0 V, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +12 V,  $V_{SS}$  = 0 V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITION	S	MIN	TYP	MAX	UNIT
SWITCHING	CHARACTERISTICS						
			25°C		160	265	
t <sub>ON (EN)</sub>	Enable turn-on time	$V_S = 8 \text{ V},$ $R_I = 4 \text{ k}\Omega, C_I = 12 \text{ pF}$	-40°C to +85°C			285	ns
		Ν 4 κΩ, Θ 12 μι	-40°C to +125°C			300	
			25°C		420	485	
t <sub>OFF (EN)</sub>	Enable turn-off time	$V_S = 8 \text{ V},$ $R_I = 4 \text{ k}\Omega, C_I = 12 \text{ pF}$	-40°C to +85°C			485	ns
		π 4 κα, σ 12 μι	-40°C to +125°C			500	
			25°C		160	215	
t <sub>TRAN</sub>	Transition time	$V_S = 8 \text{ V},$ $R_I = 4 \text{ k}\Omega, C_I = 12 \text{ pF}$	-40°C to +85°C			230	ns
		1 Kii, O[ 12 pi	-40°C to +125°C			240	
t <sub>RESPONSE</sub>	Fault response time	$R_L = 4 \text{ k}\Omega, C_L = 12 \text{ pF}$	25°C		220		ns
t <sub>RECOVERY</sub>	Fault recovery time	$R_L = 4 \text{ k}\Omega, C_L = 12 \text{ pF}$	25°C		0.63		μs
t <sub>BBM</sub>	Break-before-make time delay	$V_S = 10 \text{ V}, R_L = 4 \text{ k}\Omega, C_L = 12 \text{ pF}$	-40°C to +125°C	30	90		ns
Q <sub>INJ</sub>	Charge injection	V <sub>S</sub> = 6 V, C <sub>L</sub> = 1 nF	25°C		-11		рC
O <sub>ISO</sub>	Off-isolation	$R_S = 50 \Omega$ , $R_L = 50 \Omega$ , $C_L = 5 pF$ , $V_S = 200 \text{ mV}_{RMS}$ , $V_{BIAS} = 6 \text{ V}$ , $f = 1 \text{ MHz}$	25°C		-76		dB
X <sub>TALK</sub>	Intra-channel crosstalk	D - 50 0 D - 50 0 C - 5 7 5	25°C		-93		dB
X <sub>TALK</sub>	Inter-channel crosstalk (TMUX7309F)	$-R_S = 50 \Omega$ , $R_L = 50 \Omega$ , $C_L = 5 pF$ , $V_S = 200 \text{ mV}_{RMS}$ , $V_{BIAS} = 6 \text{ V}$ , $f = 1 \text{ MHz}$	25°C		-103		dB
BW	-3 dB bandwidth (TMUX7308F)	$R_S = 50 \Omega$ , $R_L = 50 \Omega$ , $C_L = 5 pF$ ,	25°C		130		MHz
DVV	-3 dB bandwidth (TMUX7309F)	$V_S = 200 \text{ mV}_{RMS}, V_{BIAS} = 6 \text{ V}$	25°C		250		IVITZ
I <sub>LOSS</sub>	Insertion loss	$R_S = 50 \Omega$ , $R_L = 50 \Omega$ , $C_L = 5 pF$ , $V_S = 200 \text{ mV}_{RMS}$ , $V_{BIAS} = 6 \text{ V}$ , $f = 1 \text{ MHz}$	25°C		-9		dB
THD+N	Total harmonic distortion plus noise	$R_S$ = 40 $\Omega$ , $R_L$ = 10k $\Omega$ , $V_S$ = 6 $V_{PP}$ , $V_{BIAS}$ = 6 $V$ , $f$ = 20 Hz to 20k Hz	25°C		0.002		%
C <sub>S(OFF)</sub>	Input off-capacitance	f = 1 MHz, V <sub>S</sub> = 6 V	25°C		4		pF
0	Output off-capacitance (TMUX7308F)	f = 1 MHz, V <sub>S</sub> = 6 V	25°C		31		
$C_{D(OFF)}$	Output off-capacitance (TMUX7309F)	f = 1 MHz, V <sub>S</sub> = 6 V	25°C		16		pF
C <sub>S(ON)</sub>	Input/Output on-capacitance (TMUX7308F)	f = 1 MHz, V <sub>S</sub> = 6 V	25°C		34		
C <sub>D(ON)</sub>	Input/Output on-capacitance (TMUX7309F)	f = 1 MHz, V <sub>S</sub> = 6 V	25°C		20		pF

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

# 7.8 12 V Single Supply: Electrical Characteristics (continued)

 $V_{DD} = +12~V \pm 10\%,~V_{SS} = 0~V,~GND = 0~V~(unless~otherwise~noted)$  Typical at  $V_{DD} = +12~V,~V_{SS} = 0~V,~T_A = 25^{\circ}C~(unless~otherwise~noted)$ 

	PARAMETER	TEST CONDITIO	NS	MIN TY	P MAX	UNIT
POWER SUP	PLY					
			25°C	0.2	5 0.5	
I <sub>DD</sub>	V <sub>DD</sub> supply current	$V_{DD} = 13.2 \text{ V}, V_{SS} = 0 \text{ V},$ $V_{Ax} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}, V_{EN} = 5 \text{ V or } V_{DD}$	-40°C to +85°C		0.5	mA
		VAX = 0 V, 5 V, SI VDD, VEN = 0 V SI VDD	-40°C to +125°C		0.5	1
			25°C	0.1	5 0.4	
I <sub>SS</sub>	V <sub>SS</sub> supply current	$V_{DD} = 13.2 \text{ V}, V_{SS} = 0 \text{ V},$ $V_{Ax} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}, V_{EN} = 5 \text{ V or } V_{DD}$	-40°C to +85°C		0.4	mA
		VAX = 0 V, 5 V, SI VDD, VEN = 0 V SI VDD	-40°C to +125°C		0.4	1
I <sub>GND</sub>	GND current	V <sub>DD</sub> = 13.2 V, V <sub>SS</sub> = 0 V, V <sub>AX</sub> = 0 V, 5 V, or V <sub>DD</sub> , V <sub>EN</sub> = 5 V or V <sub>DD</sub>	25°C	0.07	5	mA
		V <sub>S</sub> = ± 60 V.	25°C	0.2	:5 1	
I <sub>DD(FA)</sub>	V <sub>DD</sub> supply current under fault	$V_{DD} = 13.2 \text{ V, } V_{SS} = 0 \text{ V,}$ $V_{Ax} = 0 \text{ V, } 5 \text{ V, or } V_{DD}, V_{EN} = 5 \text{ V or } V_{DD}$	-40°C to +85°C		1	mA
			-40°C to +125°C		1	1
		$V_S = \pm 60 \text{ V},$	25°C	0.1	5 0.5	
I <sub>SS(FA)</sub>	V <sub>SS</sub> supply current under fault	V <sub>DD</sub> = 13.2 V, V <sub>SS</sub> = 0 V,	-40°C to +85°C		0.5	mA
		$V_{Ax} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}, V_{EN} = 5 \text{ V or } V_{DD}$	-40°C to +125°C		0.5	1
I <sub>GND(FA)</sub>	GND current under fault	$\begin{aligned} &V_S = \pm \ 60 \ V, \\ &V_{DD} = 13.2 \ V, \ V_{SS} = 0 \ V, \\ &V_{Ax} = 0 \ V, \ 5 \ V, \ or \ V_{DD}, \ V_{EN} = 5 \ V \ or \ V_{DD} \end{aligned}$	25°C	0.1	7	mA
			25°C	0.1	5 0.5	
I <sub>DD(DISABLE)</sub>	V <sub>DD</sub> supply current (disable mode)	$V_{DD} = 13.2 \text{ V}, V_{SS} = 0 \text{ V},$ $V_{Ax} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}, V_{EN} = 0 \text{ V}$	-40°C to +85°C		0.5	mA
		TAX S 1, S 1, S 1, S 1, S 1, S 2, S 2, S 2,	-40°C to +125°C		0.5	1
			25°C	0	.1 0.4	
I <sub>SS(DISABLE)</sub>	V <sub>SS</sub> supply current (disable mode)	$V_{DD} = 13.2 \text{ V}, V_{SS} = 0 \text{ V},$ $V_{Ax} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}, V_{EN} = 0 \text{ V}$	-40°C to +85°C		0.4	mA
			-40°C to +125°C		0.4	]

When  $V_S$  is 10 V,  $V_D$  is 1 V. Or when  $V_S$  is 1 V,  $V_D$  is 10 V. (1)

When  $V_S$  is at a voltage potential,  $V_D$  is floating. Or when  $V_D$  is at a voltage potential,  $V_S$  is floating.



# 7.9 36 V Single Supply: Electrical Characteristics

 $V_{DD} = +36 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ , GND = 0 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNI
ANALOG SWIT	гсн						
			25°C		180	250	
R <sub>ON</sub>	On-resistance	$V_S = 0 \text{ V to } 28 \text{ V},$ $I_S = -1 \text{ mA}$	-40°C to +85°C			330	Ω
		is i iiia	-40°C to +125°C			390	
			25°C		2.5	8	
∆R <sub>ON</sub>	On-resistance mismatch between channels	$V_S = 0 \text{ V to } 28 \text{ V},$ $I_S = -1 \text{ mA}$	-40°C to +85°C			12	Ω
	Charineis	IS I IIIA	-40°C to +125°C			13	
			25°C		8	65	
R <sub>FLAT</sub>	On-resistance flatness	$V_S = 0 \text{ V to } 30 \text{ V, } I_S = -1 \text{ mA}$	-40°C to +85°C			75	Ω
			-40°C to +125°C			90	
			25°C		1.5	3	
R <sub>FLAT</sub>	On-resistance flatness	$V_S = 1 \text{ V to } 28 \text{ V},$	-40°C to +85°C			4	Ω
		$I_S = -1 \text{ mA}$	-40°C to +125°C			4	
RON DRIFT	On-resistance drift	V <sub>S</sub> = 18 V, I <sub>S</sub> = -1 mA	-40°C to +125°C		1		Ω/°
OI LDIGIT		V <sub>DD</sub> = 39.6 V, V <sub>SS</sub> = 0 V	25°C	-1	0.1	1	
S(OFF)	Source off leakage current <sup>(1)</sup>	Switch state is off	-40°C to +85°C	-1		1	n/
3(011)		$V_S = 30 \text{ V} / 1 \text{ V}$ $V_D = 1 \text{ V} / 30 \text{ V}$	-40°C to +125°C	-4		4	
		V <sub>DD</sub> = 39.6 V, V <sub>SS</sub> = 0 V	25°C	-1	0.1	1	
D(OFF)	Output on leakage current <sup>(2)</sup>	Switch state is off	-40°C to +85°C	-3	***	3	n/
D(OFF)	Calput on Tourlago carrons	$V_S = 30 \text{ V} / 1 \text{ V}$ $V_D = 1 \text{ V} / 30 \text{ V}$	-40°C to +125°C	-14		14	
			25°C	-1.5	0.3	1.5	
S(ON)	Output on leakage current <sup>(1)</sup>	$V_{DD}$ = 39.6 V, $V_{SS}$ = 0 V Switch state is on	-40°C to +85°C	-5	0.0	5	n/
D(ON)	output of leakage outlette	V <sub>S</sub> = V <sub>D</sub> = 30 V or 1 V	-40°C to +125°C	-22			'"
FAULT CONDIT	TION		10 0 10 1 120 0				_
ACEI CONDI	Input leakage current	V <sub>S</sub> = 60 / –40 V,					
S(FA)	durring overvoltage	$V_{DD} = 39.6 \text{ V}, V_{SS} = 0 \text{ V}, \text{GND} = 0 \text{ V}$	–40°C to +125°C		±110		μ/
S(FA) Grounded	Input leakage current during overvoltage with grounded supply voltages	V <sub>S</sub> = ± 60 V, V <sub>DD</sub> = V <sub>SS</sub> = 0 V, GND = 0 V	-40°C to +125°C		±135		μA
S(FA) Floating	Input leakage current during overvoltage with floating supply voltages	$V_S = \pm 60 \text{ V},$ $V_{DD} = V_{SS} = \text{floating, GND} = 0 \text{ V},$	-40°C to +125°C		±135		μ
		V <sub>S</sub> = 60 / –40 V,	25°C	-50	±10	50	
D(FA)	Output leakage current during overvoltage	$1V \le V_D \le 39.6V$	-40°C to +85°C	-70		70	n/
		$V_{DD} = 39.6 \text{ V}, V_{SS} = 0 \text{ V}, GND = 0 \text{V},$	-40°C to +125°C	-90		90	
	Output leakage current		25°C	-50	±1	50	
D(FA) Grounded	during overvoltage with	$V_S = \pm 60 \text{ V}, \text{ GND} = 0 \text{ V},$ $V_{DD} = V_{SS} = 0 \text{ V}$	-40°C to +85°C	-100		100	n/
	grounded supply voltages	133 - 1	-40°C to +125°C	-500		500	
	Output leakage current		25°C		±3		
D(FA) Floating	during overvoltage with	$V_S = \pm 60 \text{ V}, \text{ GND} = 0 \text{ V},$ $V_{DD} = V_{SS} = \text{ floating}$	-40°C to +85°C		±5		μ,
	floating supply voltages	TOD VSS HEALING	-40°C to +125°C		±8		
OGIC INPUT/	ОИТРИТ						
			25°C	-3.2	± 0.6	3.2	
IH	High-level input current	$V_{EN} = V_{Ax} = V_{DD}$	-40°C to +125°C	-3.2		3.2	μA
			25°C	-1.1	± 0.6	1.1	
	Low-level input current	$V_{EN} = V_{Ax} = 0 V$					μA

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

# 7.9 36 V Single Supply: Electrical Characteristics (continued)

 $V_{DD} = +36 \text{ V} \pm 10\%, \ V_{SS} = 0 \text{ V}, \ GND = 0 \text{ V} \ (\text{unless otherwise noted})$  Typical at  $V_{DD} = +36 \text{ V}, \ V_{SS} = 0 \text{ V}, \ T_A = 25^{\circ}\text{C} \ (\text{unless otherwise noted})$ 

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN TYP	MAX	UNIT
SWITCHING	CHARACTERISTICS					
			25°C	185	390	
t <sub>ON (EN)</sub>	Enable turn-on time	$V_S = 18 \text{ V},$ $R_I = 4 \text{ k}\Omega, C_I = 12 \text{ pF}$	-40°C to +85°C		460	ns
		π 4 κω, σ 12 μι	-40°C to +125°C		530	
			25°C	380	450	
t <sub>OFF (EN)</sub>	Enable turn-off time	$V_S = 18 \text{ V},$ $R_I = 4 \text{ k}\Omega, C_I = 12 \text{ pF}$	-40°C to +85°C		450	ns
			-40°C to +125°C		450	
			25°C	185	230	
t <sub>TRAN</sub>	Transition time	$V_S = 18 \text{ V},$ $R_I = 4 \text{ k}\Omega, C_I = 12 \text{ pF}$	-40°C to +85°C		245	ns
		1 Kii, O[ 12 pi	-40°C to +125°C		255	
t <sub>RESPONSE</sub>	Fault response time	$R_L = 4 \text{ k}\Omega, C_L = 12 \text{ pF}$	25°C	210		ns
t <sub>RECOVERY</sub>	Fault recovery time	$R_L = 4 \text{ k}\Omega, C_L = 12 \text{ pF}$	25°C	0.63		μs
t <sub>BBM</sub>	Break-before-make time delay	$V_S = 18 \text{ V}, R_L = 4 \text{ k}\Omega, C_L = 12 \text{ pF}$	-40°C to +125°C	50 100		ns
Q <sub>INJ</sub>	Charge injection	$V_{S} = 18 \text{ V}, C_{L} = 1 \text{ nF}, R_{S} = 0 \Omega$	25°C	-16		рC
O <sub>ISO</sub>	Off-isolation	$R_S = 50 \Omega$ , $R_L = 50 \Omega$ , $C_L = 5 pF$ , $V_S = 200 \text{ mV}_{RMS}$ , $V_{BIAS} = 6 \text{ V}$ , $f = 1 \text{ MHz}$	25°C	-78		dB
	Intra-channel crosstalk	alk D 500 D 500 O 5 5	25°C	-95		
X <sub>TALK</sub>	Inter-channel crosstalk (TMUX7309F)	$-R_S = 50 \Omega$ , $R_L = 50 \Omega$ , $C_L = 5 pF$ , $V_S = 200 \text{ mV}_{RMS}$ , $V_{BIAS} = 6 \text{ V}$ , $f = 1 \text{ MHz}$	25°C	-103		dB
DW	-3 dB bandwidth (TMUX7308F)	$R_S = 50 \Omega, R_1 = 50 \Omega, C_1 = 5 pF,$	25°C	130		
BW	-3 dB bandwidth (TMUX7309F)	$V_S = 200 \text{ mV}_{RMS}, V_{BIAS} = 6 \text{ V}$	25°C	255		MHz
I <sub>LOSS</sub>	Insertion loss	$R_S = 50 \Omega$ , $R_L = 50 \Omega$ , $C_L = 5 pF$ , $V_S = 200 \text{ mV}_{RMS}$ , $V_{BIAS} = 6 \text{ V}$ , $f = 1 \text{ MHz}$	25°C	-9		dB
THD+N	Total harmonic distortion plus noise	$R_S = 40 \Omega$ , $R_L = 10k \Omega$ , $V_S = 18 V_{PP}$ , $V_{BIAS} = 18 V$ , $f = 20 Hz$ to $20k Hz$	25°C	0.0015		%
C <sub>S(OFF)</sub>	Input off-capacitance	f = 1 MHz, V <sub>S</sub> = 18 V	25°C	4		pF
0	Output off-capacitance (TMUX7308F)	f = 1 MHz, V <sub>S</sub> = 18 V	25°C	31		
C <sub>D(OFF)</sub>	Output off-capacitance (TMUX7309F)	f = 1 MHz, V <sub>S</sub> = 18 V	25°C	16		- pF
C <sub>S(ON)</sub>	Input/Output on-capacitance (TMUX7308F)	f = 1 MHz, V <sub>S</sub> = 18 V	25°C	34		
C <sub>D(ON)</sub>	Input/Output on-capacitance (TMUX7309F)	f = 1 MHz, V <sub>S</sub> = 18 V	25°C	19		- pF



# 7.9 36 V Single Supply: Electrical Characteristics (continued)

 $V_{DD} = +36 \text{ V} \pm 10\%, V_{SS} = 0 \text{ V}, \text{ GND} = 0 \text{ V} \text{ (unless otherwise noted)}$   $\text{Typical at V}_{DD} = +36 \text{ V}, V_{SS} = 0 \text{ V}, T_{A} = 25^{\circ}\text{C} \text{ (unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN TYP	MAX	UNIT
POWER SUP	PLY		<u>'</u>	_		
			25°C	0.25	0.5	
$I_{DD}$	V <sub>DD</sub> supply current	$V_{DD} = 39.6 \text{ V}, V_{SS} = 0 \text{ V},$ $V_{Ax} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}, V_{EN} = 5 \text{ V or } V_{DD}$	-40°C to +85°C		0.5	mA
		VAX = 0 V, 5 V, SI VDD, VEN = 5 V SI VDD	-40°C to +125°C		0.5	
			25°C	0.15	0.4	
I <sub>SS</sub>	V <sub>SS</sub> supply current	$V_{DD} = 39.6 \text{ V}, V_{SS} = 0 \text{ V},$ $V_{Ax} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}, V_{EN} = 5 \text{ V or } V_{DD}$	-40°C to +85°C		0.4	mA
		VAX = 0 V, 5 V, SI VDD, VEN = 5 V SI VDD	-40°C to +125°C		0.4	
I <sub>GND</sub>	GND current	V <sub>DD</sub> = 39.6 V, V <sub>SS</sub> = 0 V, V <sub>Ax</sub> = 0 V, 5 V, or V <sub>DD</sub> , V <sub>EN</sub> = 5 V or V <sub>DD</sub>	25°C	0.075		mA
		V <sub>S</sub> = 60 / –40 V,	25°C	0.25	1	
I <sub>DD(FA)</sub>	V <sub>DD</sub> supply current under fault	V <sub>DD</sub> = 39.6 V, V <sub>SS</sub> = 0 V, V <sub>AX</sub> = 0 V, 5 V, or V <sub>DD</sub> , V <sub>EN</sub> = 5 V or V <sub>DD</sub>	-40°C to +85°C		1	mA
			-40°C to +125°C		1	
		V <sub>S</sub> = 60 / –40 V,	25°C	0.15	0.5	
I <sub>SS(FA)</sub>	V <sub>SS</sub> supply current under fault	$V_{DD} = 39.6 \text{ V}, V_{SS} = 0 \text{ V},$	-40°C to +85°C		0.5	mA
		$V_{Ax} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}, V_{EN} = 5 \text{ V or } V_{DD}$	-40°C to +125°C		0.5	
I <sub>GND(FA)</sub>	GND current under fault	$\begin{aligned} &V_S = 60 \: / \: - 40 \: V, \\ &V_{DD} = 39.6 \: V, \: V_{SS} = 0 \: V, \\ &V_{Ax} = 0 \: V, \: 5 \: V, \: or \: V_{DD}, \: V_{EN} = 5 \: V \: or \: V_{DD} \end{aligned}$	25°C	0.15		mA
			25°C	0.15	0.5	
I <sub>DD(DISABLE)</sub>	V <sub>DD</sub> supply current (disable mode)	$V_{DD} = 39.6 \text{ V}, V_{SS} = 0 \text{ V},$ $V_{Ax} = 0 \text{ V}, 5 \text{ V}, \text{ Or } V_{DD}, V_{EN} = 0 \text{ V}$	-40°C to +85°C		0.5	mA
		VAX - 0 V, 0 V, 01 VDD, VEN - 0 V	-40°C to +125°C		0.5	
			25°C	0.1	0.4	
I <sub>SS(DISABLE)</sub>	V <sub>SS</sub> supply current (disable mode)	$V_{DD} = 39.6 \text{ V}, V_{SS} = 0 \text{ V},$ $V_{Ax} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}, V_{EN} = 0 \text{ V}$	-40°C to +85°C		0.4	mA
			-40°C to +125°C		0.4	

<sup>(1)</sup> 

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

When  $V_S$  is 30 V,  $V_D$  is 1 V. Or when  $V_S$  is 1 V,  $V_D$  is 30 V. When  $V_S$  is at a voltage potential,  $V_D$  is floating. Or when  $V_D$  is at a voltage potential,  $V_S$  is floating.



# 7.10 Typical Characteristics

at  $T_A = 25$ °C,  $V_{DD} = 15$  V, and  $V_{SS} = -15$  V (unless otherwise noted)






Figure 7-5. On-Resistance vs Source or Drain Voltage

































Figure 7-37. Drain Output Response – Positive Overvoltage








Figure 7-39. Drain Output Recovery - Positive Overvoltage

Figure 7-40. Drain Output Recovery - Negative Overvoltage

# **8 Parameter Measurement Information**

#### 8.1 On-Resistance

The on-resistance of the TMUX7308F and TMUX7309F is the ohmic resistance across the source (Sx) and drain (Dx) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol  $R_{ON}$  is used to denote on-resistance. Figure 8-1 shows the measurement setup used to measure  $R_{ON}$ .  $\Delta R_{ON}$  represents the difference between the  $R_{ON}$  of any two channels, while  $R_{ON\_FLAT}$  denotes the flatness that is defined as the difference between the maximum and minimum value of the on-resistance measured over the specified analog signal range.




Figure 8-1. On-Resistance Measurement Setup

# 8.2 Off-Leakage Current

There are two types of leakage currents associated with a switch during the off state, which follows:

- 1. Source off-leakage current I<sub>S(OFF)</sub>: the leakage current flowing into or out of the source pin when the switch is off
- 2. Drain off-leakage current I<sub>D(OFF)</sub>: the leakage current flowing into or out of the drain pin when the switch is off.

Figure 8-2 shows the setup used to measure both off-leakage currents.




Figure 8-2. Off-Leakage Measurement Setup

# 8.3 On-Leakage Current

Source on-leakage current  $(I_{S(ON)})$  and drain on-leakage current  $(I_{D(ON)})$  denote the channel leakage currents when the switch is in the on state.  $I_{S(ON)}$  is measured with the drain floating, while  $I_{D(ON)}$  is measured with the source floating. Figure 8-3 shows the circuit used for measuring the on-leakage currents.




Figure 8-3. On-Leakage Measurement Setup

# 8.4 Input and Output Leakage Current Under Overvoltage Fault

If the voltage on any source pin goes above the supplies ( $V_{DD}$  or  $V_{SS}$ ) by one threshold voltage ( $V_{T}$ ), the overvoltage protection feature of the TMUX7308F and TMUX7309F is triggered to turn off the switch under fault, keeping the fault channel in a high-impedance state.  $I_{S(FA)}$  and  $I_{D(FA)}$  denotes the input and output leakage current under overvoltage fault conditions, respectively. For  $I_{D(FA)}$  the device is disabled to measure leakage current on the drain pin without being impacted by the 40 k $\Omega$  impedance to the fault supply. When the overvoltage fault occurs, the supply (or supplies) can either be in normal operating condition (Figure 8-4) or abnormal operating condition (Figure 8-5). During abnormal operating condition, the supply (or supplies) can either be unpowered ( $V_{DD}$ =  $V_{SS}$  = 0 V) or floating ( $V_{DD}$ =  $V_{SS}$  = no connection), and remains within the leakage performance specifications.




Figure 8-4. Measurement Setup for Input and Output Leakage Current under Overvoltage Fault with Normal Supplies






Figure 8-5. Measurement Setup for Input and Output Leakage Current under Overvoltage Fault with Unpowered or Floating Supplies

# 8.5 Break-Before-Make Delay

The break-before-make delay is a safety feature of the TMUX7308F and TMUX7309F. The ON switches first break the connection before the OFF switches make connection. The time delay between the *break* and the *make* is known as break-before-make delay. Figure 8-6 shows the setup used to measure break-before-make delay, denoted by the symbol  $t_{\rm BBM}$ .




Figure 8-6. Break-Before-Make Delay Measurement Setup



# 8.6 Enable Delay Time

 $t_{ON(EN)}$  time is defined as the time taken by the output of the TMUX7308F and TMUX7309F to rise to a 90% final value after the EN signal has risen to a 50% final value.  $t_{OFF(EN)}$  is defined as the time taken by the output of the TMUX7308F and TMUX7309F to fall to a 10% initial value after the EN signal has fallen to a 50% initial value. Figure 8-7 shows the setup used to measure the enable delay time.




Figure 8-7. Enable Delay Measurement Setup

#### 8.7 Transition Time

Transition time is defined as the time taken by the output of the device to rise (to 90% of the transition) or fall (to 10% of the transition) after the address signal (Ax) has fallen or risen to 50% of the transition. Figure 8-8 shows the setup used to measure transition time, denoted by the symbol  $t_{TRAN}$ .




Figure 8-8. Transition Time Measurement Setup

### 8.8 Fault Response Time

Fault response time ( $t_{REPONSE}$ ) measures the delay between the source voltage exceeding the supply voltage ( $V_{DD}$  or  $V_{SS}$ ) by 0.5 V and the drain voltage failing to 50% of the maximum output voltage. Figure 8-9 shows the setup used to measure  $t_{RESPONSE}$ .




Figure 8-9. Fault Response Time Measurement Setup

#### 8.9 Fault Recovery Time

Fault recovery time ( $t_{RECOVERY}$ ) measures the delay between the source voltage falling from overvoltage condition to below supply voltage ( $V_{DD}$  or  $V_{SS}$ ) plus 0.5 V and the drain voltage rising from 0 V to 50% of the final output voltage. Figure 8-10 shows the setup used to measure  $t_{RECOVERY}$ .




Figure 8-10. Fault Recovery Time Measurement Setup



# 8.10 Charge Injection

Charge injection is a measure of the glitch impulse transferred from the logic input to the signal path during logic pin switching, and is denoted by the symbol  $Q_{INJ}$ . Figure 8-11 shows the setup used to measure charge injection from the source to drain.




Figure 8-11. Charge-Injection Measurement Setup

# 8.11 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel. Figure 8-12 shows the setup used to measure, and the equation used to calculate off isolation.




Figure 8-12. Off Isolation Measurement Setup



#### 8.12 Crosstalk

The following are two types of crosstalk that can be defined for the devices:

- 1. Intra-channel crosstalk (X<sub>TALK(INTRA)</sub>): the voltage at the source pin (Sx) of an off-switch input, when a 1-V<sub>RMS</sub> signal is applied at the source pin of an on-switch input in the same channel, as shown in Figure 8-13.
- 2. Inter-channel crosstalk (X<sub>TALK(INTER)</sub>): the voltage at the source pin (Sx) of an on-switch input, when a 1-V<sub>RMS</sub> signal is applied at the source pin of an on-switch input in a different channel, as shown in Figure 8-14. Inter-channel crosstalk applies only to the TMUX7309F device.




Figure 8-13. Intra-channel Crosstalk Measurement Setup




Figure 8-14. Inter-channel Crosstalk Measurement Setup



#### 8.13 Bandwidth

Bandwidth (BW) is defined as the range of frequencies that are attenuated by < 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D or Dx) of the TMUX730xF. Figure 8-15 shows the setup used to measure bandwidth of the switch.




Figure 8-15. Bandwidth Measurement Setup

#### 8.14 THD + Noise

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the multiplexer output. The on-resistance of the TMUX7308F and TMUX7309F varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD+N. Figure 8-16 shows the setup used to measure THD+N of the devices.





Figure 8-16. THD+N Measurement Setup

# 9 Detailed Description

### 9.1 Overview

The TMUX7308F and TMUX7309F are a modern complementary metal-oxide semiconductor (CMOS) analog multiplexers in 8:1 (single ended) and 4:1 (differential) configurations. The devices work well with dual supplies ( $\pm 5$  V to  $\pm 22$  V), a single supply (8 V to 44 V), or asymmetric supplies (such as  $V_{DD}$  = 15 V,  $V_{SS}$  = -5 V). The devices have an overvoltage protection feature on the source pins under powered and powered-off conditions, allowing them to be used in harsh industrial environments.

#### 9.2 Functional Block Diagram



### 9.3 Feature Description

### 9.3.1 Flat On - Resistance

The TMUX7308F and TMUX7309F are designed with a special switch architecture to produce ultra-flat on-resistance ( $R_{ON}$ ) across most of the switch input operation region. The flat  $R_{ON}$  response allows the device to be used in precision sensor applications since the  $R_{ON}$  is controlled regardless of the signals sampled. The architecture is implemented without a charge pump so no unwanted noise is produced from the device to affect sampling accuracy.

#### 9.3.2 Protection Features

The TMUX7308F and TMUX7309F offer a number of protection features to enable robust system implementations.

#### 9.3.2.1 Input Voltage Tolerance

The maximum voltage that can be applied to any source input pin is +60 V or -60 V, regardless of supply voltage. This allows the device to handle typical voltage fault conditions in industrial applications. It shall be cautioned that the device is rated to handle maximum stress of 85 V across different pins, such as the following:

#### 1. Between the source pins and supply rails:

For example, if the device is powered by  $V_{DD}$  supply of 20 V, then the maximum negative signal level on any source pin is -60 V to maintain the 60 V maximum rating on any source pin. If the device is powered by  $V_{DD}$  supply of 40 V, then the maximum negative signal level on any source pin is reduced to -45 V to maintain the 85 V maximum rating across the source pin and the supply.

# 2. Between the source pins and one or more drain pins:

For example, if channel S1(A) is ON and the voltage on S1(A) pin is 40 V. In this case, the drain voltage is also 40 V. The maximum negative voltage on any of the other source pins is –45 V to maintain the 85 V maximum rating across the source pin and the drain pin.

#### 9.3.2.2 Powered-Off Protection

When the supplies of TMUX7308F and TMUX7309F are removed ( $V_{DD}$  /  $V_{SS}$  = 0 V or floating), the source (Sx) pins of the device remain in the high impedance (Hi-Z) state, and the source (Sx) and drain (Dx) pins of the device remain within the leakage performance mentioned in the Electrical Specifications. Powered-off protection minimizes system complexity by removing the need to control power supply sequencing of the system. The feature prevents errant voltages on the input source pins from reaching the rest of the system and maintains isolation when the system is powering up. Without powered-off protection, signal on the input source pins can back-power the supply rails through internal ESD diodes and cause potential damage to the system.For more information on powered-off protection refer to *Eliminate Power Sequencing With Powered-Off Protection Signal Switches*.

The switch remains OFF regardless of whether the  $V_{DD}$  and  $V_{SS}$  supplies are 0 V or floating. A GND reference must always be present to ensure proper operation. Source and drain voltage levels of up to  $\pm 60$  V are blocked in the powered-off condition.

# 9.3.2.3 Fail-Safe Logic

Fail-safe logic circuitry allows voltages on the logic control pins to be applied before the supply pins, protecting the device from potential damage. The switch is specified to be in the OFF state, regardless of the state of the logic signals. The logic inputs are protected against positive faults of up to +44 V in the powered-off condition, but do not offer protection against the negative overvoltage condition.

Fail-safe logic also allows the TMUX7308F and TMUX7309F devices to interface with a voltage greater than  $V_{DD}$  during normal operation to add maximum flexibility in system design. For example, with a  $V_{DD}$  of = 15 V, the logic control pins could be connected to +24 V for a logic high signal which allows different types of signals, such as analog feedback voltages, to be used when controlling the logic inputs. Regardless of the supply voltage, the logic inputs can be interfaced as high as 44 V.

# 9.3.2.4 Overvoltage Protection and Detection

The TMUX7308F and TMUX7309F detect overvoltage inputs by comparing the voltage on a source pin (Sx) with the supplies ( $V_{DD}$  and  $V_{SS}$ ). A signal is considered overvoltage if it exceeds the supply voltages by the threshold voltage ( $V_{T}$ ).

When an overvoltage is detected, the switch with the overvoltage automatically turns OFF, and stays OFF regardless of the logic controls. The source pin becomes high impedance and ensures only small leakage current flows through the switch and the overvoltage does not appear on the drain. When the overvoltage channel is selected by the logic control, the drain pin (D or Dx) is pulled to the supply that was exceeded. For example, if the source voltage exceeds  $V_{DD}$ , the drain output is pulled to  $V_{DD}$ . If the source voltage exceeds  $V_{SS}$ , the drain output is pulled to  $V_{SS}$ . The pull-up impedance is approximately 40 k $\Omega$ , and as a result, the drain current is limited to roughly 1 mA during a shorted load (to GND) condition.

Figure 9-1 shows a detailed view of the how the pullup/down controls the output state of the drain pin under a fault scenario.




Figure 9-1. Detailed Functional Diagram

#### 9.3.2.5 Adjacent Channel Operation During Fault

When the logic pins are set to a channel under a fault, the overvoltage detection will trigger, the switch will open, and the drain pin will be pulled up/down as described in Section 9.3.2.4. During such an event, all other channels not under a fault can continue to operate as normal. For example, if S1 voltage exceeds  $V_{DD}$ , and the logic pins are set to S1, the drain output is pulled to  $V_{DD}$ . If then the logic pins are changed to set S4, which is not in overvoltage or undervoltage, the drain will disconnect from the pullup to  $V_{DD}$  and the S4 switch will be enabled and connected to the drain, operating as normal. If the logic pins are switched back to S1, the S4 switch will be disabled, the drain pin will be pulled up to  $V_{DD}$  again, and the switch from S1 to drain will not be enabled until the overvoltage fault is removed.

#### 9.3.2.6 ESD Protection

All pins on the TMUX7308F and TMUX7309F support HBM ESD protection level up to ±3.5 kV, which helps the device from getting ESD damages during manufacturing process.

The drain pins (D or Dx) have internal ESD protection diodes to the supplies  $V_{DD}$  and  $V_{SS}$ , therefore the voltage at the drain pins must not exceed the supply voltages to prevent excessive diode current. The source pins have specialized ESD protection that allows the signal voltage to reach  $\pm 60$  V regardless of supply voltage level. Exceeding  $\pm 60$  V on any source input may damage the ESD protection circuitry on the device and cause the device to malfunction if the damage is excessive.

# 9.3.2.7 Latch-Up Immunity

Latch-up is a condition where a low impedance path is created between a supply pin and ground. This condition is caused by a trigger (current injection or overvoltage), but once activated, the low impedance path remains even after the trigger is no longer present. This low impedance path may cause system upset or catastrophic damage due to excessive current levels. The latch-up condition typically requires a power cycle to eliminate the low impedance path.

The TMUX7308F and TMUX7309F devices are constructed on silicon on insulator (SOI) based process where an oxide layer is added between the PMOS and NMOS transistor of each CMOS switch to prevent parasitic structures from forming. The oxide layer is also known as an insulating trench and prevents triggering of latch up events due to overvoltage or current injections. The latch-up immunity feature allows the TMUX7308F and TMUX7309F to be used in harsh environments. For more information on latch-up immunity refer to *Using Latch Up Immune Multiplexers to Help Improve System Reliability*.

#### 9.3.2.8 EMC Protection

The TMUX7308F and TMUX7309F are not intended for standalone electromagnetic compatibility (EMC) protection in industrial applications. There are three common high voltage transient specifications that govern industrial high voltage transient specification: IEC61000-4-2 (ESD), IEC61000-4-4 (EFT), and IEC61000-4-5 (surge immunity). A transient voltage suppressor (TVS), along with some low-value series current limiting resistor, are required to prevent source input voltages from going above the rated ±60 V limits.

When selecting a TVS protection device, it is critical to ensure that the maximum working voltage is greater than both the normal operating range of the input source pins to be protected and any known system common-mode overvoltage that may be present due to incorrect wiring, loss of power, or short circuit. Figure 9-2 shows one example of the proper design window when selecting a TVS device.

Region 1 denotes the normal operation region of TMUX7308F and TMUX7309F where the input source voltages stay below the fault supplies  $V_{DD}$  and  $V_{SS}$ . Region 2 represents the range of possible persistent DC (or long duration AC overvoltage fault) presented on the source input pins. Region 3 represents the margin between any known DC overvoltage level and the absolute maximum rating of the TMUX7308F and TMUX7309F. The selected TVS breakdown voltage must be less than the absolute maximum rating of the TMUX730xF but greater than any known possible persistent DC or long duration AC overvoltage fault to avoid triggering the TVS inadvertently. Region 4 represents the margin that system designers must impose when selecting the TVS protection device to prevent accidental triggering of the ESD cells of the TMUX7308F and TMUX7309F devices.






Figure 9-2. System Operation Regions and Proper Region of Selecting a TVS Protection Device

#### 9.3.3 Bidirectional Operation

The TMUX7308F and TMUX7309F conducts equally well from source (Sx) to drain (D or Dx) or from drain (D or Dx) to source (Sx). Each signal path has very similar characteristics in both directions. However, take note that the overvoltage protection is implemented only on the source (Sx) side. The voltage on the drain is only allowed to swing between  $V_{DD}$  and  $V_{SS}$  and no overvoltage protection is available on the drain side.

The flatest on-resistance region extends from  $V_{SS}$  to roughly 3 V below  $V_{DD}$ . Once the signal is within 3 V of  $V_{DD}$  the on-resistance will expoentially increase and may impact desired signal transmission.

# 9.3.4 1.8 V Logic Compatible Inputs

The TMUX7308F and TMUX7309F devices have 1.8 V logic compatible control for all logic control inputs. 1.8 V logic level inputs allows the TMUX7308F and TMUX7309F to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. For more information on 1.8 V logic implementations refer to Simplifying Design with 1.8 V logic Muxes and Switches.

#### 9.3.5 Integrated Pull-Down Resistor on Logic Pins

The TMUX7308F and TMUX7309F have internal weak pull-down resistors to GND to ensure the logic pins are not left floating. The value of this pull-down resistor is approximately 4 M $\Omega$ , but is clamped to about 1  $\mu$ A at higher voltages. This feature integrates up to four external components and reduces system size and cost.

#### 9.4 Device Functional Modes

The TMUX7308F and TMUX7309F offers two modes of operation (Normal mode and Fault mode) depending on whether any of the input pins experience an overvoltage condition.

#### 9.4.1 Normal Mode

In Normal mode operation, signals of up to  $V_{DD}$  and  $V_{SS}$  can be passed through the switch from source (Sx) to drain (D or Dx) or from drain (D or Dx) to source (Sx). The address (Ax) pins and the enable (EN) pin determines which switch path to turn on, according to Table 9-1 and Table 9-2. The following conditions must be satisfied for the switch to stay in the ON condition:

- The difference between the primary supplies (V<sub>DD</sub> V<sub>SS</sub>) must be greater than or equal to 8 V. With a minimum V<sub>DD</sub> of 5 V.
- The input signals on the source (Sx) or the drain (D or Dx) must be be between V<sub>DD</sub>+ V<sub>T</sub> and V<sub>SS</sub> V<sub>T</sub>.
- The logic control (Ax and EN) must have selected the switch.

#### 9.4.2 Fault Mode

The TMUX7308F and TMUX7309F enter into the Fault mode when any of the input signals on the source (Sx) pins exceed V<sub>DD</sub> or V<sub>SS</sub> by a threshold voltage V<sub>T</sub>. Under the overvoltage condition, the switch input experiencing the fault automatically turns OFF regardless of the logic status, and the source pin becomes high impedance with a negligible amount of leakage current flowing through the switch. When the fault channel is selected by the logic control, the drain pin (D or Dx) is pulled to the supply that was exceeded through a 40 k $\Omega$ internal resistor.

The overvoltage protection is provided only for the source (Sx) input pins. The drain (D or Dx) pin, if used as a signal input, must stay in between V<sub>DD</sub> and V<sub>SS</sub> at all times since no overvoltage protection is implemented on

#### 9.4.3 Truth Tables

Table 9-1 shows the truth tables for the TMUX7308F.

Selected Source Connected to Drain Pin ΕN **A2** A0 (D) χ(1) χ(1) X<sup>(1)</sup> 0 All sources are off (HI-Z) 1 0 0 0 1 0 0 1 S2 1 0 1 0 S3 0 1 1 1 1 1 0 0 S5 1 1 0 S6 1 1 1 1 0 1 1 1 1 S8

Table 9-1. TMUX7308F Truth Table

Table 9-2 shows the truth tables for the TMUX7309F.

ΕN **A1** A0 Selected Source Connected to Drain Pins (DA, DB) 0 χ(1) χ(1) All sources are off (HI-Z) 1 0 0 S1A and S1B 1 0 1 S2A and S2B S3A and S3B 1 1 0 1 1 1 S4A and S4B

Table 9-2. TMUX7309F Truth Table

(1) "X" means "do not care."

If unused, Ax pins must be tied to GND in order to ensure the device does not consume additional current as highlighted in Implications of Slow or Floating CMOS Inputs. Unused signal path inputs (Sx or Dx) should be connected to GND.

<sup>(1) &</sup>quot;X" means "do not care."



# 10 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

# 10.1 Application Information

The TMUX7308F and TMUX7309F are part of the fault protected switches and multiplexers family of devices. The abilty to protect downstream components from overvoltage events up to ±60 V makes these switches and multiplexers suitable for harsh environments.

## 10.2 Typical Application

In analog input programmable logic controllers (PLC) a multiplexer is often used to switch multiple sensors to a single ADC. By using a multiplexer, the number of components in the system can be reduced to save system cost and size. In a PLC module a ±10 V input signal range is common for interfacing with external field transmitters and sensors; however, there are a number of fault cases that may occur that can be damaging to many of the integrated circuits. Such fault conditions may include, but are not limited to, human error from wiring connections incorrectly, component failure or wire shorts, electromagnetic interference (EMI) or transient disturbances, and so forth.




Figure 10-1. Typical Application

#### 10.2.1 Design Requirements

Table 10-1. Design Parameters

PARAMETER	VALUE					
Positive supply (V <sub>DD</sub> ) mux and ADC	+15 V					
Negative supply (V <sub>SS</sub> ) mux and ADC	-15 V					
Power board supply voltage	24 V					
Input / output signal range non-faulted	-15 V to 15 V					
Overvoltage protection levels	-60 V to 60 V					
Control logic thresholds	1.8 V compatible, up to 44 V					
Temperature range	-40°C to +125°C					

#### 10.2.2 Detailed Design Procedure

The image shows the case where an incorrect wiring condition occurred and one of the input connectors has been shorted to the power board supply voltage. If the board supply voltage is higher than the power supply of the multiplexer, then the TMUX7308F or TMUX7309F will disconnect the source input from passing the signal to protect the downstream ADC. The drain pin of the mux will be pulled up to the supply voltage VDD through a 40  $k\Omega$  resistor to allow the ADC to determine a fault condition has occurred.

### 10.2.3 Application Curves

The example application utilizes the fault protection of the TMUX7308F or TMUX7309F to protect downstream components from potential miswiring conditions from the Power Module board. Figure 10-2 shows an example of positive overvoltage fault response with a fast fault ramp rate of 50 V/µs. Figure 10-3 shows the extremely flat on-resistance across source voltage while operating within a common signal range of ±10 V. These features make the TMUX7308F or TMUX7309F an ideal solution for factory automation applications that may face various fault conditions but also require excellent linearity and low distortion.




Figure 10-2. Positive Overvoltage Response




Figure 10-3. R<sub>ON</sub> Flatness in Non-Fault Region

# 11 Power Supply Recommendations

The TMUX7308F and TMUX7309F operate across a wide supply range of  $\pm 5$  V to  $\pm 22$  V (8 V to 44 V in single-supply mode). They also perform well with asymmetrical supplies such as  $V_{DD} = 15$  V and  $V_{SS} = -5$  V. For improved supply noise immunity, use a supply decoupling capacitor ranging from 1  $\mu$ F to 10  $\mu$ F at both the  $V_{DD}$  and  $V_{SS}$  pins to ground. Always ensure the ground (GND) connection is established before supplies are ramped.



# 12 Layout

# 12.1 Layout Guidelines

The image below illustrates an example of a PCB layout with the TMUX7308F and TMUX7309F. Some key considerations are:

- For reliable operation, connect a decoupling capacitor ranging from 0.1  $\mu$ F to 10  $\mu$ F between V<sub>DD</sub> and V<sub>SS</sub> to GND. We recommend a 0.1  $\mu$ F and 1  $\mu$ F capacitor, placing the lowest value capacitor as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the supply voltage.
- · Keep the input lines as short as possible.
- Use a solid ground plane to help distribute heat and reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.

## 12.2 Layout Example




Figure 12-1. TMUX7308FPW Layout Example




Figure 12-2. TMUX7309FPW Layout Example






Figure 12-3. TMUX7308FQFN Layout Example




Figure 12-4. TMUX7309FQFN Layout Example



# 13 Device and Documentation Support

# 13.1 Documentation Support

#### 13.1.1 Related Documentation

- Texas Instruments, Implications of Slow or Floating CMOS Inputs application note
- Texas Instruments, Improving Analog Input Modules Reliability Using Fault Protected Multiplexers application report
- Texas Instruments, Multiplexers and Signal Switches Glossary application report
- Texas Instruments, Protection Against Overvoltage Events, Miswiring, and Common Mode Voltages application report
- Texas Instruments, *Using Latch-Up Immune Multiplexers to Help Improve System Reliability* application report

## 13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 13.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 13.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 13.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2021 Texas Instruments Incorporated

www.ti.com 9-Jun-2022

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TMUX7308FPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TM7308F	Samples
TMUX7308FRRPR	ACTIVE	WQFN	RRP	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TMUX 7308F	Samples
TMUX7309FRRPR	ACTIVE	WQFN	RRP	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TMUX 7309F	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 9-Jun-2022

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX7308FPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TMUX7308FRRPR	WQFN	RRP	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TMUX7309FRRPR	WQFN	RRP	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 3-Jun-2022



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX7308FPWR	TSSOP	PW	16	2000	356.0	356.0	35.0
TMUX7308FRRPR	WQFN	RRP	16	3000	367.0	367.0	35.0
TMUX7309FRRPR	WQFN	RRP	16	3000	367.0	367.0	35.0



SMALL OUTLINE PACKAGE



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated