

# Hex Buffers

## MC14049UB

The MC14049UB hex inverter/buffer is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. This complementary MOS device finds primary use where low power dissipation and/or high noise immunity is desired. This device provides logic-level conversion using only one supply voltage,  $V_{DD}$ . The input-signal high level ( $V_{IH}$ ) can exceed the  $V_{DD}$  supply voltage for logic-level conversions. Two TTL/DTL Loads can be driven when the device is used as CMOS-to-TTL/DTL converters ( $V_{DD} = 5.0\text{ V}$ ,  $V_{OL} \leq 0.4\text{ V}$ ,  $I_{OL} \geq 3.2\text{ mA}$ ). Note that pins 13 and 16 are not connected internally on this device; consequently connections to these terminals will not affect circuit operation.

### Features

- High Source and Sink Currents
- High-to-Low Level Converter
- Supply Voltage Range = 3.0 V to 18 V
- Meets JEDEC UB Specifications
- $V_{IN}$  can exceed  $V_{DD}$
- Improved ESD Protection on All Inputs
- These Devices are Pb-Free and are RoHS Compliant
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable

### MAXIMUM RATINGS (Voltages Referenced to $V_{SS}$ )

| Symbol    | Parameter                                | Value                    | Unit               |
|-----------|--|--------------------------|--------------------|
| $V_{DD}$  | DC Supply Voltage Range                  | -0.5 to +18.0            | V                  |
| $V_{in}$  | Input Voltage Range (DC or Transient)    | -0.5 to +18.0            | V                  |
| $V_{out}$ | Output Voltage Range (DC or Transient)   | -0.5 to $V_{DD}$<br>+0.5 | V                  |
| $I_{in}$  | Input Current (DC or Transient) per Pin  | $\pm 10$                 | mA                 |
| $I_{out}$ | Output Current (DC or Transient) per Pin | +45                      | mA                 |
| $P_D$     | Power Dissipation, per Package (Note 1)  | 825<br>740               | mW                 |
| $T_A$     | Ambient Temperature Range                | -55 to +125              | $^{\circ}\text{C}$ |
| $T_{stg}$ | Storage Temperature Range                | -65 to +150              | $^{\circ}\text{C}$ |
| $T_L$     | Lead Temperature (8-Second Soldering)    | 260                      | $^{\circ}\text{C}$ |


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: All Packages: See Figure 4.


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields referenced to the  $V_{SS}$  pin, only. Extra precautions must be taken to avoid applications of any voltage higher than the maximum rated voltages to this high-impedance circuit. For proper operation, the ranges  $V_{SS} \leq V_{in} \leq 18\text{ V}$  and  $V_{SS} \leq V_{out} \leq V_{DD}$  are recommended.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.


### MARKING DIAGRAMS



SOIC-16  
D SUFFIX  
CASE 751B



TSSOP-16  
DT SUFFIX  
CASE 948F



A = Assembly Location  
WL, L = Wafer Lot  
YY, Y = Year  
WW, W = Work Week  
G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

### ORDERING INFORMATION

See detailed ordering and shipping information on page 3 of this data sheet.




Figure 1. Pin Assignment




Figure 2. Logic Diagram  
MC14049UB




Figure 3. Circuit Schematic  
(1/6 of circuit shown)

**ELECTRICAL CHARACTERISTICS** (Voltages Referenced to  $V_{SS}$ )

| Characteristic   | Symbol             | $V_{DD}$<br>Vdc | - 55°C                             |           | 25°C  |                   |           | 125°C |           | Unit      |
|--|--------------------|-----------------|------------------------------------|-----------|-------|-------------------|-----------|-------|-----------|-----------|
|  |                    |                 | Min                                | Max       | Min   | Typ<br>(Note 2)   | Max       | Min   | Max       |           |
| Output Voltage<br>$V_{in} = V_{DD}$ or 0   | $V_{OL}$           | 5.0             | -                                  | 0.05      | -     | 0                 | 0.05      | -     | 0.05      | Vdc       |
|  |                    | 10              | -                                  | 0.05      | -     | 0                 | 0.05      | -     | 0.05      |           |
|  |                    | 15              | -                                  | 0.05      | -     | 0                 | 0.05      | -     | 0.05      |           |
| $V_{in} = 0$ or $V_{DD}$   | $V_{OH}$           | 5.0             | 4.95                               | -         | 4.95  | 5.0               | -         | 4.95  | -         | Vdc       |
|  |                    | 10              | 9.95                               | -         | 9.95  | 10                | -         | 9.95  | -         |           |
|  |                    | 15              | 14.95                              | -         | 14.95 | 15                | -         | 14.95 | -         |           |
| Input Voltage<br>( $V_O = 4.5$ Vdc)<br>( $V_O = 9.0$ Vdc)<br>( $V_O = 13.5$ Vdc)   | $V_{IL}$           | 5.0             | -                                  | 1.0       | -     | 2.25              | 1.0       | -     | 1.0       | Vdc       |
|  |                    | 10              | -                                  | 2.0       | -     | 4.50              | 2.0       | -     | 2.0       |           |
|  |                    | 15              | -                                  | 2.5       | -     | 6.75              | 2.5       | -     | 2.5       |           |
| $V_O = 0.5$ Vdc)<br>( $V_O = 1.0$ Vdc)<br>( $V_O = 1.5$ Vdc)   | $V_{IH}$           | 5.0             | 4.0                                | -         | 4.0   | 2.75              | -         | 4.0   | -         | Vdc       |
|  |                    | 10              | 8.0                                | -         | 8.0   | 5.50              | -         | 8.0   | -         |           |
|  |                    | 15              | 12.5                               | -         | 12.5  | 8.25              | -         | 12.5  | -         |           |
| Output Drive Current<br>( $V_{OH} = 2.5$ Vdc)<br>( $V_{OH} = 9.5$ Vdc)<br>( $V_{OH} = 13.5$ Vdc)                                       | Source<br>$I_{OH}$ | 5.0             | -1.6                               | -         | -1.25 | -2.5              | -         | -1.0  | -         | mAdc      |
|  |                    | 10              | -1.6                               | -         | -1.3  | -2.6              | -         | -1.0  | -         |           |
|  |                    | 15              | -4.7                               | -         | -3.75 | -10               | -         | -3.0  | -         |           |
| $V_{OL} = 0.4$ Vdc)<br>( $V_{OL} = 0.5$ Vdc)<br>( $V_{OL} = 1.5$ Vdc)  | Sink<br>$I_{OL}$   | 5.0             | 3.75                               | -         | 3.2   | 6.0               | -         | 2.6   | -         | mAdc      |
|  |                    | 10              | 10                                 | -         | 8.0   | 16                | -         | 6.6   | -         |           |
|  |                    | 15              | 30                                 | -         | 24    | 40                | -         | 19    | -         |           |
| Input Current  | $I_{in}$           | 15              | -                                  | $\pm 0.1$ | -     | $\pm 0.000$<br>01 | $\pm 0.1$ | -     | $\pm 1.0$ | $\mu$ Adc |
| Input Capacitance ( $V_{in} = 0$ )   | $C_{in}$           | -               | -                                  | -         | -     | 10                | 20        | -     | -         | pF        |
| Quiescent Current (Per Package)  | $I_{DD}$           | 5.0             | -                                  | 1.0       | -     | 0.002             | 1.0       | -     | 30        | $\mu$ Adc |
|  |                    | 10              | -                                  | 2.0       | -     | 0.004             | 2.0       | -     | 60        |           |
|  |                    | 15              | -                                  | 4.0       | -     | 0.006             | 4.0       | -     | 120       |           |
| Total Supply Current (Note 3 and 4)<br>(Dynamic plus Quiescent, Per Package)<br>( $C_L = 50$ pF on all outputs, all buffers switching) | $I_T$              | 5.0             | $I_T = (1.8 \mu A/kHz) f + I_{DD}$ |           |       |                   |           |       |           | $\mu$ Adc |
|  |                    | 10              | $I_T = (3.5 \mu A/kHz) f + I_{DD}$ |           |       |                   |           |       |           |           |
|  |                    | 15              | $I_T = (5.3 \mu A/kHz) f + I_{DD}$ |           |       |                   |           |       |           |           |

2. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

3. The formulas given are for the typical characteristics only at 25°C.

4. To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) Vfk$$

where:  $I_T$  is in  $\mu A$  (per package),  $C_L$  in pF,  $V = (V_{DD} - V_{SS})$  in volts,  $f$  in kHz is input frequency, and  $k = 0.002$ .

**SWITCHING CHARACTERISTICS** (Note 5) ( $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$ )

| Characteristic   | Symbol    | $V_{DD}$<br>Vdc | Min         | Typ<br>(Note 6) | Max              | Unit |
|--|-----------|-----------------|-------------|-----------------|------------------|------|
| Output Rise Time<br>$t_{TLH} = (0.8 \text{ ns/pF}) C_L + 60 \text{ ns}$<br>$t_{TLH} = (0.3 \text{ ns/pF}) C_L + 35 \text{ ns}$<br>$t_{TLH} = (0.27 \text{ ns/pF}) C_L + 26.5 \text{ ns}$         | $t_{TLH}$ | 5.0<br>10<br>15 | –<br>–<br>– | 100<br>50<br>40 | 160<br>100<br>60 | ns   |
| Output Fall Time<br>$t_{THL} = (0.3 \text{ ns/pF}) C_L + 25 \text{ ns}$<br>$t_{THL} = (0.12 \text{ ns/pF}) C_L + 14 \text{ ns}$<br>$t_{THL} = (0.1 \text{ ns/pF}) C_L + 10 \text{ ns}$           | $t_{THL}$ | 5.0<br>10<br>15 | –<br>–<br>– | 40<br>20<br>15  | 60<br>40<br>30   | ns   |
| Propagation Delay Time<br>$t_{PLH} = (0.38 \text{ ns/pF}) C_L + 61 \text{ ns}$<br>$t_{PLH} = (0.20 \text{ ns/pF}) C_L + 30 \text{ ns}$<br>$t_{PLH} = (0.11 \text{ ns/pF}) C_L + 24.5 \text{ ns}$ | $t_{PLH}$ | 5.0<br>10<br>15 | –<br>–<br>– | 80<br>40<br>30  | 120<br>65<br>50  | ns   |
| Propagation Delay Time<br>$t_{PHL} = (0.38 \text{ ns/pF}) C_L + 11 \text{ ns}$<br>$t_{PHL} = (0.12 \text{ ns/pF}) C_L + 9 \text{ ns}$<br>$t_{PHL} = (0.11 \text{ ns/pF}) C_L + 4.5 \text{ ns}$   | $t_{PHL}$ | 5.0<br>10<br>15 | –<br>–<br>– | 30<br>15<br>10  | 60<br>30<br>20   | ns   |

5. The formulas given are for the typical characteristics only at  $25^\circ\text{C}$ .


6. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

**ORDERING INFORMATION**

| Device           | Package               | Shipping†          |
|------------------|-----------------------|--------------------|
| MC14049UBDG      | SOIC-16<br>(Pb-Free)  | 48 Units / Rail    |
| MC14049UBDR2G    | SOIC-16<br>(Pb-Free)  | 2500 / Tape & Reel |
| NLV14049UBDR2G*  |                       |                    |
| MC14049UBDTR2G   | TSSOP-16<br>(Pb-Free) | 2500 / Tape & Reel |
| NLV14049UBDTR2G* |                       |                    |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.



**Figure 4. Typical Voltage Transfer Characteristics versus Temperature**





Figure 5. Typical Output Source Characteristics





Figure 6. Typical Output Sink Characteristics




Figure 7. Ambient Temperature Power Derating




Figure 8. Switching Time Test Circuit and Waveforms

# MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS

ON Semiconductor®



SCALE 1:1

## SOIC-16 CASE 751B-05 ISSUE K

DATE 29 DEC 2006




NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

| DIM | MILLIMETERS |       | INCHES    |       |
|-----|-------------|-------|-----------|-------|
|     | MIN         | MAX   | MIN       | MAX   |
| A   | 9.80        | 10.00 | 0.386     | 0.393 |
| B   | 3.80        | 4.00  | 0.150     | 0.157 |
| C   | 1.35        | 1.75  | 0.054     | 0.068 |
| D   | 0.35        | 0.49  | 0.014     | 0.019 |
| F   | 0.40        | 1.25  | 0.016     | 0.049 |
| G   | 1.27 BSC    |       | 0.050 BSC |       |
| J   | 0.19        | 0.25  | 0.008     | 0.009 |
| K   | 0.10        | 0.25  | 0.004     | 0.009 |
| M   | 0°          | 7°    | 0°        | 7°    |
| P   | 5.80        | 6.20  | 0.229     | 0.244 |
| R   | 0.25        | 0.50  | 0.010     | 0.019 |

- |  |  |  |  |
|--|--|--|--|
| <p>STYLE 1:</p> <p>PIN 1. COLLECTOR</p> <p>2. BASE</p> <p>3. EMITTER</p> <p>4. NO CONNECTION</p> <p>5. EMITTER</p> <p>6. BASE</p> <p>7. COLLECTOR</p> <p>8. COLLECTOR</p> <p>9. BASE</p> <p>10. EMITTER</p> <p>11. NO CONNECTION</p> <p>12. EMITTER</p> <p>13. BASE</p> <p>14. COLLECTOR</p> <p>15. EMITTER</p> <p>16. COLLECTOR</p>                           | <p>STYLE 2:</p> <p>PIN 1. CATHODE</p> <p>2. ANODE</p> <p>3. NO CONNECTION</p> <p>4. CATHODE</p> <p>5. CATHODE</p> <p>6. NO CONNECTION</p> <p>7. ANODE</p> <p>8. CATHODE</p> <p>9. CATHODE</p> <p>10. ANODE</p> <p>11. NO CONNECTION</p> <p>12. CATHODE</p> <p>13. CATHODE</p> <p>14. NO CONNECTION</p> <p>15. ANODE</p> <p>16. CATHODE</p> | <p>STYLE 3:</p> <p>PIN 1. COLLECTOR, DYE #1</p> <p>2. BASE, #1</p> <p>3. EMITTER, #1</p> <p>4. COLLECTOR, #1</p> <p>5. COLLECTOR, #2</p> <p>6. BASE, #2</p> <p>7. EMITTER, #2</p> <p>8. COLLECTOR, #2</p> <p>9. COLLECTOR, #3</p> <p>10. BASE, #3</p> <p>11. EMITTER, #3</p> <p>12. COLLECTOR, #3</p> <p>13. COLLECTOR, #4</p> <p>14. BASE, #4</p> <p>15. EMITTER, #4</p> <p>16. COLLECTOR, #4</p>   | <p>STYLE 4:</p> <p>PIN 1. COLLECTOR, DYE #1</p> <p>2. COLLECTOR, #1</p> <p>3. COLLECTOR, #2</p> <p>4. COLLECTOR, #2</p> <p>5. COLLECTOR, #3</p> <p>6. COLLECTOR, #3</p> <p>7. COLLECTOR, #4</p> <p>8. COLLECTOR, #4</p> <p>9. BASE, #4</p> <p>10. EMITTER, #4</p> <p>11. BASE, #3</p> <p>12. EMITTER, #3</p> <p>13. BASE, #2</p> <p>14. EMITTER, #2</p> <p>15. BASE, #1</p> <p>16. EMITTER, #1</p> |
| <p>STYLE 5:</p> <p>PIN 1. DRAIN, DYE #1</p> <p>2. DRAIN, #1</p> <p>3. DRAIN, #2</p> <p>4. DRAIN, #2</p> <p>5. DRAIN, #3</p> <p>6. DRAIN, #3</p> <p>7. DRAIN, #4</p> <p>8. DRAIN, #4</p> <p>9. GATE, #4</p> <p>10. SOURCE, #4</p> <p>11. GATE, #3</p> <p>12. SOURCE, #3</p> <p>13. GATE, #2</p> <p>14. SOURCE, #2</p> <p>15. GATE, #1</p> <p>16. SOURCE, #1</p> | <p>STYLE 6:</p> <p>PIN 1. CATHODE</p> <p>2. CATHODE</p> <p>3. CATHODE</p> <p>4. CATHODE</p> <p>5. CATHODE</p> <p>6. CATHODE</p> <p>7. CATHODE</p> <p>8. CATHODE</p> <p>9. ANODE</p> <p>10. ANODE</p> <p>11. ANODE</p> <p>12. ANODE</p> <p>13. ANODE</p> <p>14. ANODE</p> <p>15. ANODE</p> <p>16. ANODE</p>                                 | <p>STYLE 7:</p> <p>PIN 1. SOURCE N-CH</p> <p>2. COMMON DRAIN (OUTPUT)</p> <p>3. COMMON DRAIN (OUTPUT)</p> <p>4. GATE P-CH</p> <p>5. COMMON DRAIN (OUTPUT)</p> <p>6. COMMON DRAIN (OUTPUT)</p> <p>7. COMMON DRAIN (OUTPUT)</p> <p>8. SOURCE P-CH</p> <p>9. SOURCE P-CH</p> <p>10. COMMON DRAIN (OUTPUT)</p> <p>11. COMMON DRAIN (OUTPUT)</p> <p>12. COMMON DRAIN (OUTPUT)</p> <p>13. GATE N-CH</p> <p>14. COMMON DRAIN (OUTPUT)</p> <p>15. COMMON DRAIN (OUTPUT)</p> <p>16. SOURCE N-CH</p> |  |

### SOLDERING FOOTPRINT



DIMENSIONS: MILLIMETERS

|                  |             |   |
|------------------|-------------|---|
| DOCUMENT NUMBER: | 98ASB42566B | Electronic versions are uncontrolled except when accessed directly from the Document Repository.<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| DESCRIPTION:     | SOIC-16     | PAGE 1 OF 1   |

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

# MECHANICAL CASE OUTLINE

## PACKAGE DIMENSIONS

ON Semiconductor®



TSSOP-16  
CASE 948F-01  
ISSUE B

DATE 19 OCT 2006



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

| DIM | MILLIMETERS |      | INCHES    |       |
|-----|-------------|------|-----------|-------|
|     | MIN         | MAX  | MIN       | MAX   |
| A   | 4.90        | 5.10 | 0.193     | 0.200 |
| B   | 4.30        | 4.50 | 0.169     | 0.177 |
| C   | ---         | 1.20 | ---       | 0.047 |
| D   | 0.05        | 0.15 | 0.002     | 0.006 |
| F   | 0.50        | 0.75 | 0.020     | 0.030 |
| G   | 0.65 BSC    |      | 0.026 BSC |       |
| H   | 0.18        | 0.28 | 0.007     | 0.011 |
| J   | 0.09        | 0.20 | 0.004     | 0.008 |
| J1  | 0.09        | 0.16 | 0.004     | 0.006 |
| K   | 0.19        | 0.30 | 0.007     | 0.012 |
| K1  | 0.19        | 0.25 | 0.007     | 0.010 |
| L   | 6.40 BSC    |      | 0.252 BSC |       |
| M   | 0°          | 8°   | 0°        | 8°    |

SOLDERING FOOTPRINT



GENERIC MARKING DIAGRAM\*



- XXXX = Specific Device Code
- A = Assembly Location
- L = Wafer Lot
- Y = Year
- W = Work Week
- G or ■ = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present.

|                  |             |  |
|------------------|-------------|--|
| DOCUMENT NUMBER: | 98ASH70247A | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| DESCRIPTION:     | TSSOP-16    | PAGE 1 OF 1  |

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

**onsemi**, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Email Requests to: [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

**onsemi Website:** [www.onsemi.com](http://www.onsemi.com)

### TECHNICAL SUPPORT

**North American Technical Support:**

Voice Mail: 1 800-282-9855 Toll Free USA/Canada

Phone: 011 421 33 790 2910

**Europe, Middle East and Africa Technical Support:**

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative