

TPS63805 High Current, High Efficiency Single Inductor Buck-Boost Converter

1 Features

- Input Voltage Range: 1.3 V to 5.5 V (>1.8 V for Device Start-up)
- Adjustable Output Voltage Range: 1.8 V to 5 V
- 2-A Output Current for $V_{IN} \geq 2.3$ V, $V_{OUT} = 3.3$ V
- High Efficiency over the entire load range
 - 11- μ A Operating Quiescent Current
 - Power Save Mode with Mode Selection
- Peak Current Buck-Boost Mode Architecture
 - Seamless Transition within Operation Modes
 - Wide Output Capacitor Selection
 - Forward and Reverse Current Operation
- Safety- and Robust Operation Features
 - Integrated Soft Start
 - Over-Temperature- and Over-Voltage-Protection
 - True Shutdown Function with Load Disconnect
- Tiny Solution Size
 - 1.4 mm x 2.3 mm Package size
 - Small 0.47 μ H inductor, Single 22 μ F Output Capacitor

2 Applications

- System Pre-Regulator (Smartphone, Tablet, EFT Terminal, Telematics)
- Point-of-Load Regulation (Wired Sensor, Port/Cable Adapter and Dongle)
- Fingerprint / Face-ID / Camera Sensors (Smartphone, Electronic Smart Lock, IP Network Camera)
- RF Amplifier Supply (Smart Sensors)
- Thermoelectric Device (TEC) Supply (Datacom Optical Modules)

3 Description


The TPS63805 is a high efficiency, high output current buck-boost converter. It is used when the input voltage is higher, equal, or lower than the output voltage. Output currents up to 2 A are supported over a wide voltage range. The device limits the peak current at 4.5 A in Boost-Mode and 3.5 A in Buck-Mode. The device is adjusted to the programmed output voltage. It automatically changes from buck to boost operation based on the input voltage. It remains in a 3-cycle buck-boost mode when the input voltage is approximately equal to the output voltage. The transitions happen seamlessly and avoids unwanted toggling within the modes. The TPS63805 comes in a 1.4 mm x 2.3 mm package. The device works with tiny passive components to keep the overall solution size small.

Device Information(1)


PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS63805	3x5 Balls WCSP (0.4mm pitch)	2.3 mm x 1.4 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Typical Application



Efficiency vs Output Current ($V_O = 3.3V$)



D002



Table of Contents

1 Features	1	8.3 Feature Description	9
2 Applications	1	8.4 Device Functional Modes	12
3 Description	1	9 Application and Implementation	17
4 Revision History	2	9.1 Application Information	17
5 Device Comparison Table	3	10 Power Supply Recommendations	24
6 Pin Configuration and Functions	3	11 Layout	24
7 Specifications	4	11.1 Layout Requirements	24
7.1 Absolute Maximum Ratings	4	11.2 Layout Example	24
7.2 ESD Ratings	4	12 Device and Documentation Support	25
7.3 Recommended Operating Conditions	4	12.1 Device Support	25
7.4 Thermal Information	4	12.2 Receiving Notification of Documentation Updates	25
7.5 Electrical Characteristics	5	12.3 Community Resources	25
7.6 Typical Characteristics	7	12.4 Trademarks	25
8 Detailed Description	8	12.5 Electrostatic Discharge Caution	25
8.1 Overview	8	12.6 Glossary	25
8.2 Functional Block Diagram	8	13 Mechanical, Packaging, and Orderable Information	25


4 Revision History

DATE	REVISION	NOTES
October 2018	A	Initial release

5 Device Comparison Table

PART NUMBER	VOUT
TPS63805	Adjustable

6 Pin Configuration and Functions



Pin Functions table

PIN		DESCRIPTION
NO	NAME	
A2, A3	VIN	Supply voltage
B2, B3	L1	Connection for inductor
A1	EN	Device Enable input. Set HIGH to enable and LOW to disable. It must not be left floating
C2, C3	GND	Power ground
B1	MODE	PFM/PWM mode selection. Set LOW for power safe mode, set HIGH for forced PWM mode. It must not be left floating
C1	AGND	Analog ground
D2, D3	L2	Connection for inductor
E2, E3	VOUT	Power stage output
D1	FB	Voltage feedback sensing Pin
E1	PG	Power good indicator, open drain output

7 Specifications

7.1 Absolute Maximum Ratings

over junction temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage ⁽²⁾	V _{IN} , L1, L2, EN, PFM/PWM, V _{OUT} , FB	-0.3	6.0	V
	L1, L2 (AC, less than 10ns)	-3.0	9.0	
Operating junction temperature, T _J		-40	150	°C
Storage temperature, T _{stg}		-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground pin.

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{IN}	Input voltage	1.3		5.5	V
V _{OUT}	Output voltage	1.8		5.0	V
C _{IN}	Effective capacitance connected to V _{IN} (Ceramic-type placed close to V _{IN} Terminal)	4	5		μF
L	Effective inductance	0.37	0.47	0.57	μH
C _{OUT}	Effective capacitance connected to V _{OUT}	7	10		μF
T _J	Operating junction temperature	-40		125	°C

7.4 Thermal Information

over operating free-air temperature range (unless otherwise noted)

THERMAL METRIC		TPS63805			UNIT
		3x5 Ball WCSP			
		15 PINS			
R _{θJA}	Junction-to-ambient thermal resistance	78.8			°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	0.6			°C/W
R _{θJB}	Junction-to-board thermal resistance	19.5			°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.3			°C/W
Ψ _{JB}	Junction-to-board characterization parameter	19.5			°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A			°C/W

7.5 Electrical Characteristics



 $V_{IN} = 1.8\text{ V to } 5.5\text{ V}$, $V_{OUT} = 1.8\text{ V} - 5.0\text{ V}$, $T_J = -40^\circ\text{C to } +125^\circ\text{C}$, typical values are at $T_J = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
V_{IN}	Input voltage (operation)	$V_{OUT} \geq 1.8\text{ V}$	1.3		5.5	V
$V_{IN,START}$	Input voltage (Device start-up)		1.8		5.5	V
$V_{IN,LOAD}$	Minimum input voltage for full load, once started	$I_{OUT} = 2\text{ A}$, $V_{OUT} = 3.3\text{ V}$, $T_J = 25^\circ\text{C}$		2.3		V
$I_{Q,VIN}$	Quiescent current into VIN	$T_J = 25^\circ\text{C}$, $EN = V_{IN} = 3.6\text{ V}$, $V_{OUT} = 3.3\text{ V}$, not switching		11		μA
I_{SD}	Shutdown current into VIN	$EN = \text{low}$, $-40^\circ\text{C} \leq T_J \leq 85^\circ\text{C}$, $V_{IN} = 3.6\text{ V}$, $V_{OUT} = 0\text{ V}$		0.01	0.6	μA
UVLO	Undervoltage lockout threshold	V_{IN} falling, $V_{OUT} \geq 1.8\text{ V}$, once started	1.2	1.25	1.29	V
	Undervoltage lockout threshold	V_{IN} rising	1.6	1.7	1.79	V
T_{SD}	Thermal shutdown	Temperature rising		150		$^\circ\text{C}$
$T_{SD,HYST}$	Thermal shutdown hysteresis			20		$^\circ\text{C}$
V_{IVP}	Input Overvoltage Protection		5.50	5.66	5.78	V
SOFT-START, POWER GOOD						
t_{SS}	Soft-start, Current limit ramp time	$T_J = 25^\circ\text{C}$, from 0 V to $0.95 \times V_{OUT}$, $V_{IN} = 3.6\text{ V}$, $V_{OUT} = 3.3\text{ V}$, no load		0.6		ms
$t_{EN,DELAY}$	Delay from EN-edge until rising V_{OUT}	$T_J = 25^\circ\text{C}$, $V_{IN} = 3.6\text{ V}$		100		μs
LOGIC SIGNALS EN, MODE						
$V_{THR,EN}$	Threshold Voltage rising for EN-Pin		1.07	1.1	1.13	V
$V_{THF,EN}$	Threshold Voltage falling for EN-Pin		0.97	1	1.03	V
V_{IH}	High-level input voltage		1.2			V
V_{IL}	Low-level input voltage				0.4	V
$V_{PG,rising}$	Power Good threshold voltage	V_{OUT} rising, referenced to V_{OUT} nominal		95%		
$V_{PG,falling}$		V_{OUT} falling, referenced to V_{OUT} nominal		90%		
$V_{PG,Low}$	Power Good low-level output voltage	$I_{SINK} = 1\text{ mA}$			0.4	V
$t_{PG,delay}$	Power Good delay time	V_{FB} falling		40		μs
I_{lkg}	Input leakage current			0.01	0.2	μA
OUTPUT						
V_{OUT}	Output Voltage		1.8		5.0	V
I_{SD}	Shutdown current into V_{OUT}	$EN = \text{low}$, $-40^\circ\text{C} \leq T_J \leq 85^\circ\text{C}$, $V_{IN} = 0.0\text{ V}$, $V_{OUT} = 3.3\text{ V}$		0.01	0.6	μA
V_{FB}	Feedback Regulation Voltage			500		mV
V_{FB}	Feedback Voltage accuracy	PWM mode	-1%		1%	
V_{FB}	Feedback Voltage accuracy	PFM mode	-1%		3%	
V_{OVP}	Overvoltage Protection	Clamping Voltage to protect the device output	5.50	5.66	5.78	V
I_{SKIP}	Peak Inductor Current to enter PFM-Mode	$V_{IN} = 3.6\text{ V}$; $V_{OUT} = 3.3\text{ V}$	550	700	900	mA
I_{FB}	Feedback Input Bias Current	$V_{FB} = 500\text{ mV}$		10	100	nA
I_{PK}	Peak Current Limit, Boost Mode	$V_{IN} \geq 2.5\text{ V}$	3.5	4.8	5.8	A
	Peak Current Limit, Buck-Boost Mode	$V_{IN} \geq 2.5\text{ V}$		4.5		A
	Peak Current Limit, Buck Mode	$V_{IN} \geq 2.5\text{ V}$		3.5		A
$I_{PK,Reverse}$	Peak Current Limit for Reverse Operation	$V_{IN} = 3.6\text{ V}$, $V_{OUT} = 3.3\text{ V}$	-0.5	-0.75		A

Electrical Characteristics (continued)
 $V_{IN} = 1.8\text{ V to } 5.5\text{ V}$, $V_{OUT} = 1.8\text{ V} - 5.0\text{ V}$, $T_J = -40^\circ\text{C to } +125^\circ\text{C}$, typical values are at $T_J = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Buck $R_{DS,ON}$	High-side FET on-resistance	$V_{IN} = 3\text{ V}$, $V_{OUT} = 3.3\text{ V}$		47		$\text{m}\Omega$
	Low-side FET on-resistance	$V_{IN} = 3\text{ V}$, $V_{OUT} = 3.3\text{ V}$		30		$\text{m}\Omega$
Boost $R_{DS,ON}$	High-side FET on-resistance	$V_{IN} = 3\text{ V}$, $V_{OUT} = 3.3\text{ V}$		43		$\text{m}\Omega$
	Low-side FET on-resistance	$V_{IN} = 3\text{ V}$, $V_{OUT} = 3.3\text{ V}$		18		$\text{m}\Omega$
f_{SW}	Inductor Switching Frequency, Boost Mode	$V_{IN} = 2.3\text{V}$, $V_{OUT} = 3.3\text{V}$, no Load, MODE = HIGH, $T_J = 25^\circ\text{C}$		2.1		MHz
f_{SW}	Inductor Switching Frequency, Buck Mode	$V_{IN} = 4.3$, $V_{OUT} = 3.3\text{V}$, no Load, MODE = HIGH, $T_J = 25^\circ\text{C}$		2.7		MHz
f_{SW}	Inductor Switching Frequency, Buck-Boost Mode	$V_{IN} = 3.3\text{V}$, $V_{OUT} = 3.3\text{V}$, no Load, MODE = HIGH, $T_J = 25^\circ\text{C}$		1.4		MHz
	Line regulation	$V_{IN} = 2.4\text{ V to } 5.5\text{ V}$, $V_{OUT} = 3.3\text{V}$, $I_{OUT} = 2\text{ A}$		0.5%		
	Load regulation	$V_{IN} = 3.6\text{ V}$, $V_{OUT} = 3.3\text{V}$, $I_{OUT} = 0\text{ A to } 2\text{ A}$, PWM Mode		0.5%		

7.6 Typical Characteristics




8 Detailed Description

8.1 Overview

The TPS63805 Buck-Boost converter uses 4 internal switches to maintain synchronous power conversion at all possible operating conditions. This enables the device to keep high efficiency over a wide input voltage and output load range. To regulate the output voltage at all possible input voltage conditions, the device automatically transits between buck, buck-boost and boost operation as required by the configuration. In buck and boost modes, it always uses one active switch, one rectifying switch, one switch on, and one switch held off. Therefore, it operates as a buck converter when the input voltage is higher than the output voltage, and as a boost converter when the input voltage is lower than the output voltage. When the input voltage is close to the output voltage, it operates in a 3-cycle buck-boost operation. In this mode all 4 switches are active (see [Buck-Boost Operation](#)) The RMS current through the switches and the inductor is kept at a minimum, to minimize switching and conduction losses. Controlling the switches this way allows the converter to always keep high efficiency over the complete input voltage range. The device provides a seamless transition between all modes.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Control Loop Description

TPS63805 uses a peak current mode control architecture. It has an inner current loop where it measures the peak current of the boost High-Side MOSFET and compares it to a reference current. This current is the output of the outer voltage loop. It measures the output voltage via the FB-Pin and compares it with the internal voltage reference. That means, the outer voltage loop measures the voltage error ($V_{REF}-V_{FB}$) and transforms it into the system current demand (I_{REF}) for the inner Current Loop.

Figure 3 shows the simplified schematic of the control loop. The Error Amplifier and its Type-2 compensation represent the voltage loop. Its voltage output is converted into the reference current I_{REF} and fed into the current comparator.

The Scheme shows as well the Skip-Comparator handling the Power Save Mode (PFM) to achieve high Efficiency at light loads. See [Power Save Mode Operation](#) for further details.




Figure 3. Control Loop Architecture Scheme

8.3.2 Precise Device Enable: Threshold- or delayed Enable

The Enable-Pin is a digital input to enable or disable the device by applying a high- or low-level. The device enters shutdown when EN is set low. In addition, this input features a precise threshold and can be used as a comparator that enables/disables the part at a defined threshold. This allows to drive the state by a slowly changing voltage and enables the use of an external RC network to achieve a precise power-up delay. The enable pin can also be used with an external voltage divider to set a user-defined minimum supply voltage. For proper operation, the EN pin must be terminated and must not be left floating.




Figure 4. Circuit Example how to use the Precise Device Enable feature

Feature Description (continued)

8.3.3 Mode Selection (PFM/PWM)

The Mode-Pin is a digital input to enable the automatic PWM/PFM Mode that features highest efficiency by allowing Pulse-Frequency-Modulation for lower output currents. This mode is enabled by applying a low level. The device can be forced in PWM operation regardless of the output current to achieve minimum output ripple by applying a high level. This pin must not be left floating

8.3.4 Undervoltage Lockout (UVLO)

To avoid mis-operation of the device at low input voltages, an undervoltage lockout is included. It activates the device once the input voltage (V_I) has risen the $UVLO_{rising}$ value. Once active, the device allows operation down to even smaller input voltages which is determined by the $UVLO_{falling}$. This behavior requires V_O to be higher than the minimum value of 1.8V.




Figure 5. Rising and falling Undervoltage Lockout behavior

Feature Description (continued)

8.3.5 Softstart

To minimize inrush current and output voltage overshoot during start-up, the device features a controlled soft start-up. After device enable, the device starts all internal reference and control circuits within the enable delay time T_{delay} . After that, the maximum switch current limit raises monotonically from zero mA to the current limit. The loop stops switching once V_O is reached. This allows a quick output voltage raise for small capacitors at the output. The bigger the output capacitor, the longer it takes to settle V_{out} . A potential load during start is lengthening the ramp as well. The raise of the current limit allows smallest inrush current for no-load conditions, as well as the possibility to start into high loads at start-up.




Figure 6. Device Start-up Scheme

8.3.6 Adjustable Output Voltage

The device's output voltage is adjusted by applying an external resistive divider between V_O , FB-Terminal and GND. This allows to program the output voltage in the recommended range. The divider should provide a low-side resistor of less than 100 kΩ. The high-side resistor is chosen accordingly.

8.3.7 Over Temperature Protection - Thermal Shutdown

The device has a built-in temperature sensor which monitors the IC temperature. If the temperature exceeds the threshold, the device stops operating. As soon as the IC temperature has decreased below the programmed threshold, it starts operating again. There is a built-in hysteresis to avoid unstable operation at IC temperatures at the over-temperature threshold.

8.3.8 Input Overvoltage - Reverse-Boost Protection (IVP)

TPS63805 can operate in reverse mode where the device transfers energy from the output back to the input. If the source would not be able to sink that current, potentially charge can build up uncontrolled and V_{IN} rises. To protect the device and other components from that scenario, the device features an Input Voltage Protection (IVP) for reverse Boost Operation. Once the input voltage is above the threshold, the converter stops switching.

The PG signal goes low to indicate that behavior.

Feature Description (continued)

8.3.9 Output Overvoltage Protection (OVP)

In case of a broken feedback-path connection the device can lose V_O information and is not able to regulate. To avoid a uncontrolled boosting of V_O , TPS63805 features an Output Overvoltage Protection. It measures the voltage on VOUT-Pin and stops switching when V_O is greater than the threshold to avoid harm of the converter and of other components.

8.3.10 Power Good Indicator

The power good goes high-impedance once the output is above 95% of the nominal voltage, and is driven low once the output voltage falls below typically 90% of the nominal voltage. This feature also indicates Overvoltage and device shutdown cases as shown in the table. The PG pin is an open-drain output and is specified to sink up to 1 mA. The power good output requires a pull-up resistor connecting to any voltage rail less than 5.5 V. The PG signal can be used for sequencing of multiple rails by connecting it to the EN pin of other converters. Leave the PG pin unconnected when not used.

Table 1. Power Good Indicator Truth Table

Logic Signals					PG LOGIC STATUS
EN	VOUT	VIN	OVP	IVP	
X	< 1.8V	< UVLO_R	X	X	undefined
LOW	X	> UVLO_F	X	X	LOW
HIGH	$V_{OUT} < 0.9 \cdot V_{target-VOUT}$	> 1.3V	X	X	LOW
HIGH	X	> UVLO_F	HIGH	X	LOW
HIGH	X	> UVLO_F	X	HIGH	LOW
HIGH	$V_{OUT} > 0.95 \cdot V_{target-VOUT}$	> UVLO_F	LOW	LOW	HIGH Z

8.4 Device Functional Modes

8.4.1 Peak Current Mode Architecture

The TPS63805 is based on a Peak Current Mode Architecture. The Error Amplifier provides a peak current target (voltage that is translated into an equivalent current, see [Figure 3](#)), based on the current demand from the voltage loop. This target is compared with the actual inductor current during the ON-time. The ON-time is ended once the inductor current is equal to the current target and OFF-time is initiated. The OFF-time is calculated by the control and a function of V_I and V_O .

Device Functional Modes (continued)




Figure 7. Peak Current Architecture Operation

8.4.1.1 Reverse Current Operation, Negative Current

When the TPS63805 is forced to PWM operation (MODE = HIGH), the device current can flow in reverse direction. This happens by the negative current capability of the TPS63805. The Error Amplifier provides a peak current target (voltage that is translated into an equivalent current, see Figure 3), even so the target has a negative value. The maximum average current is even more negative than the peak current.





Figure 8. Peak Current Operation, Reverse Current


8.4.1.2 Boost Operation

When V_I is smaller than V_O (and the voltages are not close enough to trigger Buck-Boost operation), TPS63805 operates in Boost Mode where the Boost High-Side & Low-Side Switches are active. The Buck High-Side Switch is always turned on, the Buck Low-Side Switch is always turned off. This lets TPS63805 operate as a classical Boost Converter.

Device Functional Modes (continued)

Figure 9. Peak Current Boost Operation
8.4.1.3 Buck-Boost Operation

When V_I is close to V_O , TPS63805 operates in Buck-Boost Mode, where all switches are active and the device repeats 3-cycles

- T_{ON} : Boost Charge Phase where Boost Low-Side and Buck High-Side are closed and inductor current is built up
- T_{OFF} : Buck Discharge Phase where Boost High-Side and Buck Low-Side are closed and inductor is discharged
- T_{COM} : V_I connected to V_O where all High-Side switches are closed and input is connected to output


Figure 10. Peak Current Buck-Boost Operation
8.4.1.4 Buck Operation

When V_I is greater than V_O (and the voltages are not close enough to trigger Buck-Boost operation), TPS63805 operates in Buck Mode where the Buck High-Side & Low-Side Switches are active. The Boost High-Side Switch is always turned on, the Boost Low-Side Switch is always turned off. This lets TPS63805 operate as a classical Buck Converter.

Device Functional Modes (continued)





Figure 11. Peak Current Buck Operation

8.4.2 Power Save Mode Operation

Besides Continuous Conduction (PWM) Mode, TPS63805 features Power Save (PFM) Mode operation to achieve high efficiency at light load currents. This is implemented by pausing the switching operation depending on the load current.

The Skip Comparator manages the switching or pause operation. It compares the current demand signal from the Voltage Loop I_{REF} with the skip threshold I_{SKIP} as shown in Figure 3. If the current demand is lower than the skip value, the comparator pauses switching operation. If the current demand goes higher (due to falling V_O) the comparator activates the current loop and allows switching according to the loop behavior. Whenever the current loop has risen V_O by bringing charge to the output, the Voltage loop output I_{REF} (respectively V_{EA}) decreases. When I_{REF} falls below I_{SKIP} -Hysteresis, it automatically goes into pause again.

Device Functional Modes (continued)

Figure 12. Power Safe Mode Operation Curves
8.4.2.1 Current Limit Operation

For limiting current and protecting the device and the application, the maximum peak inductor current is limited internally on the IC. It is measured at the Buck High-Side Switch which turns into an input current detection. To provide a certain load current across all Operation Modes, the Boost & Buck-Boost peak current limit is higher than in Buck Mode. It limits the input current and allows no further increase of the delivered current. When using the device in this Mode, it behaves similar to a current source.

The current limit depends on the operation Mode (Buck, Buck-Boost or Boost Mode) and is listed in the section [Electrical Characteristics](#)

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS63805 is a high efficiency, high current Buck-Boost converter suitable for application where the input voltage is higher, lower or equal to the output voltage.

9.1.1 Typical Application




Figure 13. 3.3V_{OUT} Typical Application

9.1.1.1 Design Requirements

The design guideline provides a component selection to operate the device within the recommended operating conditions.

Table 2 shows the list of components for the Application Characteristic Curves.

Table 2. Components for Application Characteristic Curves⁽¹⁾

REFERENCE	DESCRIPTION	Part Number	MANUFACTURER
	TPS63805 2A Buck-Boost Converter (15-ball WCSP)	TPS63805YFF	Texas Instruments
L1	0.47µH, 4mmx4mmx1.5mm, 5.4A, 7.6mΩ	XFL4015-471ME	Coilcraft
C1	10µF, 0603, Ceramic Capacitor, ±20%, 6.3V	GRM188R60J106ME84	Murata
C2	22µF, 0603, Ceramic Capacitor, ±20%, 6.3V	GRM188R60J226MEA05	Murata
R1	511kΩ, 0603 Resistor, 1%, 100mW	Standard	Standard
R2	91kΩ, 0603 Resistor, 1%, 100mW	Standard	Standard
R3	100kΩ, 0603 Resistor, 1%, 100mW	Standard	Standard

(1) See [Third-Party Products Disclaimer](#)

9.1.1.2 Detailed Design Procedure

The first step is the selection of the output filter components. To simplify this process outlines possible inductor and capacitor value combinations.

9.1.1.2.1 Output Capacitor

For the output capacitor, use of a small ceramic capacitors placed as close as possible to the V_{OUT} and PGND pins of the IC is recommended. The recommended nominal output capacitor value is a single 22μF for all programmed output voltages ≤ 4 V. Above that voltage 2x22 μF capacitors are recommended. It is key to make sure that the effective capacitance is given according the recommended value in [Recommended Operating Conditions](#). In general, consider DC-bias effects resulting in less effective capacitance. The choice of the output capacitance is mainly a tradeoff between size and transient behavior as higher capacitance reduces transient response over/undershoot.

There is no upper limit for the output capacitance value.

9.1.1.2.2 Input Capacitor Selection

A 10 μF input capacitor is recommended to improve line transient behavior of the regulator and EMI behavior of the total power supply circuit. An X5R or X7R ceramic capacitor placed as close as possible to the VIN and PGND pins of the IC is recommended. This capacitance can be increased without limit. If the input supply is located more than a few inches from the TPS63805 converter additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic or tantalum capacitor with a value of 47 μF is a typical choice.

9.1.1.2.3 Inductor Selection

The inductor selection is affected by several parameter like inductor ripple current, output voltage ripple, transition point into Power Save Mode, and efficiency. See [Table 3](#) for typical inductors.

Table 3. List of Recommended Inductors⁽¹⁾

INDUCTOR VALUE	COMPONENT SUPPLIER	SIZE (LxWxH mm)	I _{sat} /DCR
0.47μH	XFL4015-471ME	4 x 4 x 1.5	5.4A/7.6mΩ
0.47μH	Toko, DFE201612E	2.0 x 1.6 x 1.2	5.5A/26mΩ

(1) See [Third-party Products Disclaimer](#)

For high efficiencies, the inductor should have a low dc resistance to minimize conduction losses. Especially at high-switching frequencies, the core material has a high impact on efficiency. When using small chip inductors, the efficiency is reduced mainly due to higher inductor core losses. This needs to be considered when selecting the appropriate inductor. The inductor value determines the inductor ripple current. The larger the inductor value, the smaller the inductor ripple current and the lower the conduction losses of the converter. Conversely, larger inductor values cause a slower load transient response. To avoid saturation of the inductor, the peak current for the inductor in steady state operation is calculated using [Equation 2](#). Only the equation which defines the switch current in boost mode is shown, because this provides the highest value of current and represents the critical current value for selecting the right inductor.

$$\text{Duty Cycle Boost } D = \frac{V_{\text{OUT}} - V_{\text{IN}}}{V_{\text{OUT}}} \quad (1)$$

$$I_{\text{PEAK}} = \frac{I_{\text{out}}}{\eta \times (1 - D)} + \frac{V_{\text{in}} \times D}{2 \times f \times L} \quad (2)$$

Where,

- D = Duty Cycle in Boost mode
- f = Converter switching frequency (typical 2.5 MHz)
- L = Inductor value
- η = Estimated converter efficiency (use the number from the efficiency curves or 0.90 as an assumption)

NOTE

The calculation must be done for the minimum input voltage which is possible to have in boost mode

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current of the inductor needed. It's recommended to choose an inductor with a saturation current 20% higher than the value calculated using [Equation 2](#). Possible inductors are listed in [Table 3](#).

9.1.1.2.4 Setting The Output Voltage



The output voltage is set by an external resistor divider. The resistor divider must be connected between VOUT, FB and GND. The feedback Voltage is 500 mV nominal. The low-side resistor R2 (between FB and GND) should not exceed 100 kΩ. The high-side resistor (between FB and VOUT) R1 is calculated by [Equation 3](#).

$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1 \right) \tag{3}$$

Table 4. Resistor selection for typ. voltages

VOUT	R1	R2
2.5 V	365 kΩ	91 kΩ
3.3 V	511 kΩ	91 kΩ
3.6 V	562 kΩ	91 kΩ
5 V	806 kΩ	91 kΩ

9.1.1.3 Application Curves






Figure 16. Efficiency vs. Output Current




Figure 17. Efficiency vs. Output Current




Figure 18. Switching Waveforms, PWM Boost Operation




Figure 19. Switching Waveforms, PWM Buck-Boost Operation




Figure 20. Switching Waveforms, PWM Buck Operation




Figure 21. Switching Waveforms, PFM Boost Operation




Figure 22. Switching Waveforms, PFM Buck-Boost Operation




Figure 23. Switching Waveforms, PFM Buck Operation




Figure 24. Start-up Behavior from rising Enable




Figure 25. Softstart Waveforms in PFM Mode




Figure 26. Softstart Waveforms in PFM Mode




Figure 27. Softstart Waveforms in forced PWM Mode




Figure 28. Linesweep Waveforms




Figure 29. Linesweep Waveforms




Figure 30. Linestep Waveforms




Figure 31. Linestep Waveforms




Figure 32. 1A-Loadstep Waveforms




Figure 33. 1A-Loadstep Waveforms




Figure 34. 2A-Loadstep Waveforms




Figure 35. 2A-Loadstep Waveforms




Figure 36. Typical Inductor Switching Frequency vs. Input Voltage

10 Power Supply Recommendations

The TPS63805 device family has no special requirements for its input power supply. The input power supply output current needs to be rated according to the supply voltage, output voltage and output current of the TPS63805.

11 Layout

11.1 Layout Requirements

The PCB layout is an important step to maintain the high performance of the TPS63805 devices.

- Place input and output capacitors as close as possible to the IC. Traces need to be kept short. Routing wide and direct traces to the input and output capacitor results in low trace resistance and low parasitic inductance.
- Separate AGND and PGND: Do not connect AGND and PGND directly at the IC! See [Figure 37](#) as an example.
- Use a common-power GND but connect AGND & PGND through a via at a different layer.
- Use separate traces for the supply voltage of the power stage; and, the supply voltage of the analog stage.
- The sense trace connected to FB is signal trace. Keep these traces away from L1 and L2 nodes.

11.2 Layout Example




Figure 37. TPS63805 Example Layout

12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS63805YFFR	ACTIVE	DSBGA	YFF	15	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	TPS63805	Samples
TPS63805YFFT	ACTIVE	DSBGA	YFF	15	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	TPS63805	Samples
XPS63805YFFT	ACTIVE	DSBGA	YFF	15	250	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS63805YFFR	DSBGA	YFF	15	3000	180.0	8.4	1.5	2.42	0.75	4.0	8.0	Q1
TPS63805YFFT	DSBGA	YFF	15	250	180.0	8.4	1.5	2.42	0.75	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS63805YFFR	DSBGA	YFF	15	3000	182.0	182.0	20.0
TPS63805YFFT	DSBGA	YFF	15	250	182.0	182.0	20.0



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


YFF0015

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:40X



SOLDER MASK DETAILS
NOT TO SCALE

4219378/A 04/2017

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).

EXAMPLE STENCIL DESIGN

YFF0015

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:40X

4219378/A 04/2017

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated