# **Gate Driver for Notebook Power Systems**

The NCP5359 is a high performance dual MOSFET gate driver optimized to drive the gates of both high-side and low-side power MOSFETs in a synchronous buck converter. Each of the drivers can drive up to 3 nF load with a 25 ns propagation delay and 20 ns transition time.

Adaptive nonoverlap and power saving operation circuit can provide a low switching loss and high efficiency solution for notebook and desktop systems.

A high floating top driver design can accommodate VBST voltage as high as 35 V, with transient voltages as high as 35 V. Bidirectional EN pin can provide a fault signal to controller when the gate driver fault detect under OVP, UVLO occur. Also, an undervoltage lockout function guarantees the outputs are low when supply voltage is low, and a thermal shutdown function provides the IC with overtemperature protection.

#### **Features**

- Faster Rise and Fall Times
- Thermal Shutdown Protection
- Adaptive Nonoverlap Circuit
- Floating Top Driver Accommodates Boost Voltages of up to 35 V
- Output Disable Control Turns Off Both MOSFETs
- Complies with VRM 11.1 Specifications
- Undervoltage Lockout
- Power Saving Operation Under Light Load Conditions
- Thermally Enhanced Package
- These are Pb-Free Devices

#### **Typical Applications**

• Power Solutions for Desktop and Notebook Systems



# ON Semiconductor®

http://onsemi.com

#### MARKING DIAGRAMS



SOIC-8 D SUFFIX CASE 751





DFN-10 MN SUFFIX CASE 485C



A = Assembly Location


L = Wafer Lot


Y = Year

W = Work Week

= Pb-Free Package

#### **PIN CONNECTIONS**





#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCP5359DR2G	SOIC-8 (Pb-Free)	2500 Tape & Reel
NCP5359MNR2G	DFN-10 (Pb-Free)	3000 Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.




Figure 1. Internal Block Diagram




Figure 2. Typical Application

# **PIN DESCRIPTION**

SOIC-8	DFN10	Symbol	Description
1	1	BST	Upper MOSFET Floating Bootstrap Supply Pin
2	2	PWM	PWM Input Pin When PWM voltage is higher than 2.2 V, DRVH will set to 1 and DRVL set to 0 When PWM voltage is lower than 0.8 V, DRVL will set to 1 and DRVH set to 0 When 0.8 V < PWM < 2.2 V and SW < 0, DRVL will set to 1 When 0.8 V < PWM < 2.2 V and SW > 0, DRVL will set to 0
3	3	EN	Enable Pin When OVP, TSD or UVLO has happened, the gate driver will pull the pin to low
4	4, 5	VCC	Connect to Input Power Supply 10 V to 13.2 V
5	6	DRVL	Low Side Gate Drive Output
6	7, 8	GND	Ground Pin
7	9	SW	Switch Node Pin
8	10	DRVH	High Side Gate Drive Output

#### **MAXIMUM RATINGS**

Rating		Symbol	Value	Unit
Thermal Characteristics, Plastic Package Thermal Resistance Junction-to-Air	SOIC-8 DFN10	$R_{ hetaJA}$	178 45	°C/W
Operating Junction Temperature Range		TJ	0 to +150	°C
Operating Ambient Temperature Range		T <sub>A</sub>	0 to +85	°C
Storage Temperature Range		T <sub>stg</sub>	– 55 to +150	°C
Moisture Sensitivity Level	SOIC-8 DFN10	MSL	3 1	-

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

#### **MAXIMUM RATINGS**

Pin Symbol	Pin Name	V <sub>MAX</sub>	V <sub>MIN</sub>
Vcc	Main Supply Voltage Input	15 V	-0.3 V
BST	Bootstrap Supply voltage	35 V wrt / GND 40 V ≤ 50 ns wrt / GND 15V wrt / SW	-0.3 V
SW	Switching Node (Bootstrap Supply Return)	35 V wrt / GND 40 V ≤ 50 ns wrt / GND	-1 VDC -10 V (200 ns) (Note 4)
DRVH	High Side Driver Output	BST + 0.3 V 35 V ≤ 50 ns wrt / GND 15V wrt / SW	-0.3 V -2 V (200 ns)
DRVL	Low Side Driver Output	Vcc + 0.3 V	−0.3 V −5 V (200 ns)
PWM	DRVH and DRVL Control Input	6 V	-0.3 V
EN	Enable Pin	6 V	-0.3 V
GND	Ground	0 V	0 V

$$PD = \frac{TJ(max) - TA}{RAJA}$$

 $PD = \frac{R\theta JA}{R\theta JA}$ 4. Switching node negative voltage is –5 V ( 200 ns) at PSI mode.

NOTE: This device is ESD sensitive. Use standard ESD precautions when handling.

Latchup Current Maximum Rating: 100 mA per JEDEC standard: JESD78.
 Moisture Sensitivity Level (MSL): 1&3 per IPC/JEDEC standard: J-STD-020A.

<sup>3.</sup> The maximum package power dissipation limit must not be exceeded.

**ELECTRICAL CHARACTERISTICS** ( $V_{CC}$  = 12 V,  $T_A$  = 0°C to +85°C,  $V_{EN}$  = 5 V unless otherwise noted)

Characteristics	Symbol	Test Conditions	Min	Тур	Max	Units
Supply Voltage	-					
V <sub>CC</sub> Operating Voltage	V <sub>CC</sub>		10		13.2	V
Power ON Reset threshold	$V_{POR}$			2.8		V
Supply Current						
V <sub>CC</sub> Quiescent Supply Current in Normal Operation	I <sub>VCC_NORM</sub>	EN = 5 V, PWM = OSC, F <sub>SW</sub> = 100 k C <sub>LOAD</sub> = 0 p		2.0	5.0	mA
V <sub>CC</sub> Standby Current	I <sub>VCC_SBC</sub>	EN = GND; No switching		0.5	1.0	mA
BST Quiescent Supply Current in	I <sub>BST1_normal</sub>	PWM = +5 V, SW = 0 V		1.0	1.8	mA
Normal Operation	I <sub>BST2_normal</sub>	PWM = GND, SW = 0 V		1.0	1.8	
BST Standby Current	I <sub>BST1_SD</sub>	PWM = +5 V		0.25		mA
	I <sub>BST2_SD</sub>	PWM = GND		0.25		
Undervoltage Lockout				•		
V <sub>CC</sub> Start Threshold	VCC <sub>TH</sub>		8.2	8.7	9.5	V
V <sub>CC</sub> UVLO Hysteresis	VCC <sub>HYS</sub>			1.0		V
Output Overvoltage Trip Threshold at Startup	OVPSU	Power Startup time, V <sub>CC</sub> > 9 V. (Without trimming)	1.8		2.0	V
EN Input				•	•	
Input Voltage High	V <sub>EN_HI</sub>		2.0			V
Input Voltage Low	V <sub>EN LOW</sub>				1.0	V
Hysteresis (Note 5)	V <sub>EN HYS</sub>			500		mV
Enable Pin Sink Current	I <sub>EN SINK</sub>	V <sub>CC</sub> = 5.5 V	5.0			mA
Propagation Delay Time (Note 5)	tpd <sub>hEN</sub>			20	60	ns
	tpd <sub>IEN</sub>			20	60	ns
PWM Input		-			l .	
DRVH Comparator Drop Threshold	VTH_DRVH		2.2			V
PWM Input Self Bias Voltage	V <sub>PWM</sub>		1.4	1.5	1.6	V
DRVL Comparator Rise Threshold	VTH_DRVL				0.8	V
Input Current	I <sub>PWM</sub>	PWM = 0 V, EN = GND		30		μΑ
High Side Driver				•		
Output Resistance, Sourcing	R <sub>H_TG</sub>	V <sub>BST</sub> – V <sub>SW</sub> = 12 V		2.0	3.5	Ω
Output Resistance, Sinking	R <sub>L_TG</sub>	V <sub>BST</sub> – V <sub>SW</sub> = 12 V		1.0	2.5	Ω
Transition Time (Note 7)	tr <sub>DRVH</sub>	$C_{LOAD} = 3 \text{ nF}, V_{BST} - V_{SW} = 12 \text{ V}$		16	25	ns
	tf <sub>DRVH</sub>	$C_{LOAD} = 3 \text{ nF}, V_{BST} - V_{SW} = 12 \text{ V}$		11	15	
Propagation Delay (Notes 5 & 6)	tpdh <sub>DRVH</sub>	Driving High, C <sub>LOAD</sub> = 3 nF	10		35	ns
	tpdl <sub>DRVH</sub>	Driving Low, C <sub>LOAD</sub> = 3 nF	8.0		30	
Low Side Driver		-			l .	
Output Resistance, Sourcing	R <sub>H_BG</sub>	SW = GND		2.0	3.5	Ω
Output Resistance, Sinking	R <sub>L BG</sub>	SW = V <sub>CC</sub>		1.0	2.5	Ω
Transition Time (Note 7)	tr <sub>DRVL</sub>	C <sub>LOAD</sub> = 3 nF		16	25	ns
1	tf <sub>DRVL</sub>	C <sub>LOAD</sub> = 3 nF		11	15	1
Propagation Delay (Notes 5 & 6)	tpdh <sub>DRVL</sub>	Driving High, C <sub>LOAD</sub> = 3 nF	10		35	ns
	tpdl <sub>DRVL</sub>	Driving Low, C <sub>LOAD</sub> = 3 nF	8.0		30	1
Negative Current Detector Threshold	V <sub>NCDT</sub>	(Note 7)		-1.0		mV
		1		1.		_1
Thermal Shutdown						
Thermal Shutdown Thermal Shutdown	Tsd	(Note 7)	150	170		°C

<sup>5.</sup> Guaranteed by design; not tested in production .
6. For propagation delays, "t<sub>pdh</sub>" refers to the specified signal going high "t<sub>pdl</sub>" refers to it going low.
7. Design guaranteed.

Table 1. DECODER TRUTH TABLE

PWM Input	ZCD	DRVL	DRVH
Greater than 2.2 V	X	Low	High
Greater than 0.8 V, but less than 2.2 V High (current through MOSFET is greater than 0)		High	Low
Greater than 0.8 V, but less than 2.2 V	Low (current through MOSFET is less than 0)	Low	Low
Less than 0.8 V	X	High	Low




Figure 3.




Figure 4. Timing Diagram

#### APPLICATION INFORMATION

The NCP5359 gate driver is a single phase MOSFET driver designed for driving two N-channel MOSFETs in a synchronous buck converter topology. This driver is compatible with the NCP3418B gate drive. This gate drives operation is similar with the NCP3418B, but has two additional new features: Bidirection fault detection and multilevel PWM input. When the gate driver works with ON Semiconductor's NCP5392 controller, it can provide a difference output logic status through multi-level PWM input. For this new feature, higher efficiency can be provided. For the bidirection fault detection function, it is used to provide a driver state information to other gate drivers and controller in a multiphase buck converter. e.g overvoltage protection (OVP) function at startup, thermal shutdown and undervoltage lockout (UVLO). This feature can provide an additional protection function for the multi-phase system when the fault condition occurs in one channel. With this additional feature, converter overall system will be more reliable and safe.

#### **Enable Pin**

The bidirection enable pin is connected with an open drain MOSFET. This pin is controlled by internal or external signal. There are three conditions will be triggered:

- 1. The voltage at SWN pin is higher than preset voltage at power startup.
- 2. The controller hits the UVLO at  $V_{CC}$  pin.
- 3. The controller hits the thermal shutdown.

When the internal fault has been detected, EN pin will be pull low. In this case, the drive output DRVH and DRVL will be forced low, until the fault mode remove then restart automatic.

### **Undervoltage Lockout**

The DRVH and DRVL are held low until  $V_{CC}$  reaches 9 V during startup. The PWM signals will control the gate status when  $V_{CC}$  threshold is exceeded. If  $V_{CC}$  decreases to 3.2 V below the threshold, the output gate will be forced low until input voltage  $V_{CC}$  rises above the startup threshold.

#### **Power ON reset**


Power on reset feature is used to protect a gate driver avoid abnormal status driving the startup condition. When the initial soft–start voltage is higher than 3.2 V, the gate driver will monitor the switching node SW pin. If SW pin high than 1.9 V, bottom gate will be force to high for discharge the output capacitor. The fault mode will be latch and EN pin will force to be low, unless the driver is recycle. When input voltage is higher than 9 V, the gate driver will normal operation, top gate driver DRVH and bottom gate driver will follow the PWM signal decode to a status.

#### **Adaptive Nonoverlap**

The nonoverlap dead time control is used to avoid the shoot through damage the power MOSFETs. When the PWM signal pull high, DRVL will go low after a propagation delay, the controller will monitors the switching node (SWN) pin voltage and the gate voltage of the MOSFET to know the status of the MOSFET. When the low side MOSFET status is off an internal timer will delay turn on of the high–side MOSFET. When the PWM pull low, gate DRVH will go low after the propagation delay (tpd DRVH). The time to turn off the high side MOSFET is depending on the total gate charge of the high–side MOSFET. A timer will be triggered once the high side MOSFET is turn off to delay the turn on the low–side MOSFET.

#### **Layout Guidelines**

Layout is very important thing for design a DC–DC converter. Bootstrap capacitor and  $V_{\rm CC}$  capacitor are most critical items, it should be placed as close as to the driver IC. Another item is using a GND plane. Ground plane can provide a good return path for gate drives for reducing the ground noise. Therefore GND pin should be directly connected to the ground plane and close to the low–side MOSFET source pin. Also, the gate drive trace should be considered. The gate drives has a high di/dt when switching, therefore a minimized gate drives trace can reduce the di/dv, raise and fall time for reduce the switching loss.



DESCRIPTION:	DFN10, 3X3 MM, 0.5 MM P	ITCH	PAGE 1 OF 1
DOCUMENT NUMBER:	98AON03161D	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED	

10X 0.30

**DIMENSIONS: MILLIMETERS** 

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

0.50—



SOIC-8 NB CASE 751-07 **ISSUE AK** 

**DATE 16 FEB 2011** 



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.80	5.00	0.189	0.197
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27	7 BSC	0.050 BSC	
Н	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
М	0 °	8 °	0 °	8 °
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

#### **SOLDERING FOOTPRINT\***



<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code = Assembly Location

= Wafer Lot = Year = Work Week

= Pb-Free Package



XXXXXX = Specific Device Code = Assembly Location Α

= Year ww = Work Week

= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

#### **STYLES ON PAGE 2**

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

### SOIC-8 NB CASE 751-07 ISSUE AK

# DATE 16 FEB 2011

STYLE 3: PIN 1. DRAIN, PIE #1 CTOR, #1 CTOR, #2 CTOR, #1 CTOR, #2 CTOR, #2 CTOR, #2 CTOR, #2 CTOR, #1	2. ANODE 3. ANODE 4. ANODE 5. ANODE 6. ANODE 7. ANODE 8. COMMON CATHODE  STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2 4. COLLECTOR, #2 5. COLLECTOR, #2 6. EMITTER, #1 Vd  STYLE 12: PIN 1. SOURCE 2. SOURCE 3. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN 8. TYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #1
E PIN 1. INPUT 2. EXTERNAL BY 3. THIRD STAGE 4. GROUND E 5. DRAIN 6. GATE 3 7. SECOND STAGE 8. FIRST STAGE STYLE 11: ID PIN 1. SOURCE 1 2. GATE 1 T 3. SOURCE 2 ID 4. GATE 2 ID 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 ID 8. DRAIN 1 ID	PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2 4. COLLECTOR, #2 5. COLLECTOR, #2 6. EMITTER, #2 7. EMITTER, #1 Vd 8. COLLECTOR, #1  STYLE 12: PIN 1. SOURCE 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN 8. TYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2
ID PIN 1. SOURCE 1 2. GATE 1 T 3. SOURCE 2 ID 4. GATE 2 ID 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 ID 8. DRAIN 1 STYLE 15: RCE PIN 1. ANODE 1 E 2. ANODE 1 RCE 3. ANODE 1	PIN 1. SOURCE 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2
STYLE 15:  RCE PIN 1. ANODE 1 E 2. ANODE 1 RCE 3. ANODE 1	PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2
N 7. CATHODE, CON N 8. CATHODE, CON	MMON         5. COLLECTOR, DIE #2           MMON         6. COLLECTOR, DIE #2           MMON         7. COLLECTOR, DIE #1           MMON         8. COLLECTOR, DIE #1
STYLE 19: PIN 1. SOURCE 1 E 2. GATE 1 E 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. MIRROR 2 DE 7. DRAIN 1 DE 8. MIRROR 1	STYLE 20: PIN 1. SOURCE (N) 2. GATE (N) 3. SOURCE (P) 4. GATE (P) 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN
STYLE 23: E1 PIN 1. LINE 1 IN DN CATHODE/VCC 2. COMMON ANC DN CATHODE/VCC 3. COMMON ANC E3 4. LINE 2 IN DN ANODE/GND 5. LINE 2 OUT E4 6. COMMON ANC E5 7. COMMON ANC DN ANODE/GND 8. LINE 1 OUT	ODE/GND 2. EMITTER ODE/GND 3. COLLECTOR/ANODE
STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN	STYLE 28: PIN 1. SW_TO_GND 2. DASIC_OFF 3. DASIC_SW_DET 4. GND 5. V MON 6. VBULK 7. VBULK 8. VIN
1 1	
;	STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ E 5. SOURCE E 6. SOURCE E 7. SOURCE 8. DRAIN

DOCUMENT NUMBER:	98ASB42564B Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2

ON Semiconductor and IN are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative