

Notification Number:	20210118003	Notification Date:	Jan. 19, 2021
Title:	Datasheet for ADS54J40		
Customer Contact:	PCN Manager	Dept:	Quality Services
Change Type:	Electrical Specification		

Notification Details

Description of Change:

Texas Instruments Incorporated is announcing an information only notification. The product datasheet(s) is being updated as summarized below. The following change history provides further details.



ADS54J40

SBAS714C – MAY 2015 – REVISED DECEMBER 2020

Changes from Revision B (January 2017) to Revision C (December 2020)

Page

• Added text '(Including Interleaving Tones)' to <i>Features</i> bullet.....	1
• Added <i>ADS54J40 Comparison</i> section, moved <i>Device Comparison Table</i> to this section.....	5
• Changed the description of SYSREFM, SYSREFP, and PDN pins in <i>Pin Functions</i> table	5
• Changed $f_{IN} = 470$ MHz test conditions and typical values across parameters in <i>AC Characteristics</i> table....	11
• Added $f_{IN} = 720$ MHz test conditions across parameters in <i>AC Characteristics</i> table.....	11
• Changed ENOB unit from <i>dBFS</i> to <i>Bits</i> in <i>AC Characteristics</i> table.....	11
• Changed typical values of SFDR_IL parameter	11
• Changed first IMD3 typical value from -85 dBFS to -89 dBFS	11
• Changed first footnote in <i>Timing Characteristics</i> table.....	15
• Changed typical value of <i>FOVR latency</i> from $18 + 4$ ns to 18	15
• Changed t_{PD} parameter name to t_{PDI} in <i>Timing Characteristics</i> table.....	15
• Changed <i>FFT for 470-MHz Input Signal at -3 dBFS</i> figure, title, and conditions.....	17
• Added <i>FFT for 720-MHz Input Signal at -6 dBFS</i> figure.....	17
• Changed <i>Spurious-Free Dynamic Range vs Input Frequency</i> figure.....	17
• Changed <i>IL Spur vs Input Frequency</i> figure.....	17
• Changed <i>16-bit</i> to <i>14-bit</i> in first sentence of <i>Overview</i> section.....	27
• Added <i>DDC Block</i> section	30
• Changed Table 8-6	36
• Added last sentence to Step 4 in <i>Serial Register Readout: Analog Bank</i> section.....	39
• Added last sentence to Step 4 in <i>Serial Register Readout: JESD Bank</i> section.....	40
• Added <i>SDOUT Timing Diagram</i> figure.....	40
• Changed the <i>JESD204B Test Patterns</i> section	43
• Changed <i>Serial Interface Registers</i> diagram.....	48
• Added register addresses 1 and 2 to <i>GENERAL REGISTERS</i> in <i>Register Map</i> section	48
• Changed the name of <i>JESD ANALOG PAGE (6A00h)</i> to <i>JESD ANALOG PAGE (JESD BANK PAGE SEL=6A00h)</i> in <i>Register Map</i> table	48

- Changed bit 1, register 12 of *JESD ANALOG PAGE (6A00h)* from 0 to *ALWAYS WRITE 1* 48
- Added *OFFSET READ Page* and *OFFSET LOAD Page* registers to *Register Map* table 48
- Added *ADS54J40 Access Type Codes* table..... 52
- Deleted legends from bit registers in *Register Descriptions* section..... 53
- Added register 1h and 2h to *Register Descriptions* section 53
- Added text '6100h = *OFFSET READ* or *LOAD Page*' to the *JESD BANK PAGE SEL[7:0]* bit description..... 53
- Changed description of *Registers 3h and 4h (address = 3h and 4h)*in *General Registers Page*. 54
- Changed description of bit 0 in Register 4Fh (address = 4Fh), *Master Page (080h)*..... 58
- Changed *Register 53H* 59
- Changed *Register 54H* 59
- Changed *Register 55H* 60
- Added *Register 40h* 62
- Changed *Register 4Eh* 67
- Changed *Register 52h* 67
- Added *Register 68h* 68
- Changed the *Register ABh* description..... 69
- Changed bit 1 from 0 to *ALWAYS WRITE 1* in Register 12h (address = 12h), *JESD Analog Page (6A00h)*... 76
- Changed *Register 1Ah* 79
- Added *Offset Read Page Register* and *Offset Load Page Register* sections to *Register Descriptions* section... 81
- Changed *Register 075h, 077h, 079h, 7Bh (address = 075h, 077h, 079h, 7Bh* 82
- Changed *Register 00h, 04h, 08h, 0Ch* 83
- Changed *Register 01h, 05h, 09h, 0Dh* 83
- Added *Register 78h* 84
- Added *DC Offset Correction Block* in the *ADS54J40* section..... 89
- Added *Idle Channel Histogram* section..... 93
- Added the *Interleaving (IL) Mismatch Compensation* section..... 94
- Changed the description in [Transformer-Coupled Circuits](#) section..... 104
- Changed the *Layout Guidelines* 107

The datasheet number will be changing.

Device Family	Change From:	Change To:
ADS54J40	SBAS714B	SBAS714C

These changes may be reviewed at the datasheet links provided.

<http://www.ti.com/product/ADS54J40>

Reason for Change:

To accurately reflect device characteristics.

Anticipated impact on Fit, Form, Function, Quality or Reliability (positive / negative):

No anticipated impact. This is a specification change announcement only. There are no changes to the actual device.

Changes to product identification resulting from this notification:

None.

Product Affected:

ADS54J40IRMP	ADS54J40IRMPT		
--------------	---------------	--	--

For questions regarding this notice, e-mails can be sent to the contacts shown below or your local Field Sales Representative.

Location	E-Mail
USA	PCNAmericasContact@list.ti.com
Europe	PCNEuropeContact@list.ti.com
Asia Pacific	PCNAsiaContact@list.ti.com
WW PCN Team	PCN_ww_admin_team@list.ti.com

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.