

25-Bit Configurable Registered Buffer for DDR2

Recommended Application:

- DDR2 Memory Modules
- Provides complete DDR DIMM solution with ICS97ULP877
- Ideal for DDR2 400,533 and 667

Product Features:

- 25-bit 1:1 or 14-bit 1:2 configurable registered buffer with parity check functionality
- Supports SSTL_18 JEDEC specification on data inputs and outputs
- Supports LVCMOS switching levels on CSR# and RESET# inputs
- Low voltage operation $V_{DD} = 1.7V$ to 1.9V
- Available in 96 BGA package
- Drop-in replacement for ICSSSTUA32864
- Green packages available

Functionality Truth Table

Pin Configuration

96 Ball BGA (Top View)

Ball Assignments

25 bit 1:1 Register

General Description

This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VDD operation.

All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All outputs are 1.8-V CMOS drivers that have been optimized to drive the DDR-II DIMM load. **ICSSSTUA32866B** operates from a differential clock (CK and CK#). Data are registered at the crossing of CK going high, and CK# going low.

The C0 input controls the pinout configuration of the 1:2 pinout from A configuration (when low) to B configuration (when high). The C1 input controls the pinout configuration from 25-bit 1:1 (when low) to 14-bit 1:2 (when high).

A - Pair Configuration (CO₁ = 0, CI₁ = 1 and CO₂ = 0, CI₂ = 1)

Parity that arrives one cycle after the data input to which it applies is checked on the PAR_IN of the first register. The second register produces to PPO and QERR# signals. The QERR# of the first register is left floating. The valid error information is latched on the QERR# output of the second register. If an error occurs QERR# is latched low for two cycles or until Reset# is low.

B - Single Configuration (CO = 0, C1 = 0)

The device supports low-power standby operation. When the reset input (RST#) is low, the differential input receivers are disabled, and undriven (floating) data, clock and reference voltage (VREF) inputs are allowed. In addition, when RST# is low all registers are reset, and all outputs are forced low. The LVCMOS RST# and Cn inputs must always be held at a valid logic high or low level. To ensure defined outputs from the register before a stable clock has been supplied, RST# must be held in the low state during power up.

In the DDR-II RDIMM application, RST# is specified to be completely asynchronous with respect to CK and CK#. Therefore, no timing relationship can be guaranteed between the two. When entering reset, the register will be cleared and the outputs will be driven low quickly, relative to the time to disable the differential input receivers. However, when coming out of reset, the register will become active quickly, relative to the time to enable the differential input receivers. As long as the data inputs are low, and the clock is stable during the time from the low-to-high transition of RST# until the input receivers are fully enabled, the design of the **ICSSSTUA32866B** must ensure that the outputs will remain low, thus ensuring no glitches on the output.

The device monitors both DCS# and CSR# inputs and will gate the Qn outputs from changing states when both DCS# and CSR# inputs are high. If either DCS# or CSR# input is low, the Qn outputs will function normally. The RST input has priority over the DCS# and CSR# control and will force the outputs low. If the DCS#-control functionality is not desired, then the CSR# input can be hardwired to ground, in which case, the setup-time requirement for DCS# would be the same as for the other D data inputs. Package options include 96-ball LFBGA (MO-205CC).

Parity and Standby Functionality Truth Table

1. CO = 0 and CI = 0, Data inputs are D2, D3, D5, D6, D8 - D25.

 $CO = 0$ and $Cl = 1$, Data inputs are D2, D3, D5, D6, D8 - D14

 $CO = 1$ and $Cl = I$, Data inputs are $D1 - D6$, $D8 - D10$, $D12$, $D13$

2. PAR_IN arrives one clock cycle after the data to which it applies when $CO = 0$.

3. PAR_IN arrives two clock cycles after the data to which it applies when $CO = 1$.

4. Assume QERR# is high at the CK↑ and CK#↓ crossing. If QERR# is low it stays latched low for two

clock cycles on until Rst# is low.

Ball Assignment

Block Diagram for 1:1 mode (positive logic)

Block Diagram for 1:2 mode (positive logic)

2. Device standard (cont'd)

2. Device standard (cont'd)

2. Device standard (cont'd)

2. Device standard (cont'd)

Figure 9 — Timing diagram for SSTU32866 used as a single device; C0=0, C1=0; **RST# Switches from L to H**

- † After RST# is switched fro low to high, al data and PAR_IN inputs signals must be se and held lo for a minimum time of t_{ACT} max, to avoid false error.
- ‡ If the data is clocked in on the n clock pulse, the QERR# output signal will be generated on the n+2 clock pulse, and it will be valid on the n+3 clock pulse.

2. Device standard (cont'd)

Figure 10 — Timing diagram for SSTU32866 used as a single device; C0=0, C1=0; RST# being held high

† If the data is clocked in on the n clock pulse, the QERR# output signal will be generated on the n+2 clock pulse, and it will be valid on the n+3 clock pulse. If an error occurs and the QERR# output is driven low, it stays latched low for a minimum of two clock cycles or until RST# is driven low.

2. Device standard (cont'd)

Figure 11 — Timing diagram fo SSTU32866 used as a single device; C0=0, C1=0; RST# switches from H to L

† is switched from high to low, all data and clock inputs signals must be set and held at valid logic levels (not floating) for After RST#a minimum time of ${\rm t_{IMACT}}$ max

2. Device standard (cont'd)

Figure 12 — Timing diagram for the firs SSTU32866 (1:2 register-A configration) device used in pair; C0 = 0, C1 = 1; RST# switches from L to H

- [†] After RST# is switched fro low to high, al data and PAR_IN inputs signals must be se and held lo for a minimum time of t_{ACT} max, to avoid false error
- ‡ If the data is clocked in on the n clock pulse, the QERR# output signal will be generated on the n+1 clock pulse, and it will be valid on the n+2 clock pulse.

2. Device standard (cont'd)

Figure 13 — Timing diagram for the firs SSTU32866 (1:2 register-A configration) device used in pair; C0 = 0, C1 = 1; RST# bein held high

† If the data is clocked in on the n clock pulse, the QERR# output signal will be generated on the n+1 clock pulse, and it will be valid on the n+2 clock pulse. If an error occurs and the QERR# output is driven low, it stays latched low for a minimum of two clock cycles or until RST# is driven low.

2. Device standard (cont'd)

Figure 14 — Timing diagram for the firs SSTU32866 (1:2 register-A configration) device used in pair; C0 = 0, C1 = 1; RST# switches from H to L

† from high to low, all data and clock inputs signals must be held at valid logic levels (not floating) for a After RST# is switchedminimum time of t_{INACT} max

2. Device standard (cont'd)

Figure 15 — Timing diagram for the second SSTU32866 (1:2 register-B configration) device used in pair; C0 = 1, C1 = 1; RST# switches from L to H

[†] After RST# switched fro low to high, al data and PAR_IN inputs signals must be se and held lo for a minimum time of t_{ACT} max, to avoid false error

‡ PAR_IN is driven from PPO of the first SSTU32866 device

1054A—01/28/05 § If the data is clocked in on the n clock pulse, the QERR# output signal will be generated on the n+2 clock pulse, and it will be valid on the n+3 clock pulse.

2. Device standard (cont'd)

Figure 16 — Timing diagram for the second SSTU32866 (1:2 register-B configration) device used in pair; C0 = 1, C1 = 1; RST# being held high

† PAR_IN is driven from PPO of the first SSTU32866 device

‡ If the data is clocked in on the n clock pulse, the QERR# output signal will be generated on the n+2 clock pulse, and it will be valid on the n+3 clock pulse. If an error occurs and the QERR# output is driven low, it stays latched low for a minimum of two clock cycles or until RST# is driven low.

2. Device standard (cont'd)

Figure 17 — Timing diagram for the second SSTU32866 (1:2 register-B configration) device used in pair; $CO = 1$, $C1 = 1$; RST# switches from H to L

 from high to low, all data and clock input signals must be held at valid logic levels (not floating) fo a † After RST# is switchedminimum time of t_{INACT} max

*** Register Configurations**

Absolute Maximum Ratings

Notes:

- 1. The input and output negative voltage ratings may be excluded if the input and output clamp ratings are observed.
- 2. This value is limited to 2.5V maximum. 3. The package thermal impedance is
- calculated in accordance with JESD 51.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Recommended Operating Conditions

¹Guaranteed by design, not 100% tested in production.

Note: Rst# and Cn inputs must be helf at valid logic levels (not floating) to ensure proper device operation. The differential inputs must not be floating unless Rst# is low.

Electrical Characteristics - DC

 $T_A = 0 - 70^{\circ}C$; $V_{DD} = 1.8 + (-0.1V)$ (unless otherwise stated)

Notes:

1 - Guaranteed by design, not 100% tested in production.

Output Buffer Characteristics

Output edge rates over recommended operating free-air temperature range (See figure 7)

1. Difference between dV/dt_r (rising edge rate) and dV/dt_f (falling edge rate)

Timing Requirements

(over recommended operating free-air temperature range, unless otherwise noted)

1 - Guaranteed by design, not 100% tested in production. **Notes:**

2 - For data signal input slew rate of 1V/ns.

3 - For data signal input slew rate of 0.5V/ns and < 1V/ns.

4 - CLK/CLK# signal input slew rate of 1V/ns.

Switching Characteristics

(over recommended operating free-air temperature range, unless otherwise noted)

2. Guaranteed by design, not 100% tested in production.

- Notes: 1. C_L incluces probe and jig capacitance.
	- 2. I_{DD} tested with clock and data inputs held at V_{DD} or GND, and Io = 0mA.
	- 3. All input pulses are supplied by generators having the following chareacteristics: PRR ≤10 MHz, Zo=50Ω, input slew rate = 1 V/ns ± 20 % (unless otherwise specified).
	- 4. The outputs are measured one at a time with one transition per measurement.
	- $5. V_{REF} = V_{DD}/2$
	- 6. $V_{IH} = V_{REF} + 250$ mV (ac voltage levels) for differential inputs. $V_{IH} = V_{DD}$ for LVCMOS input.
	- 7. V_{IL} = V_{REF} 250 mV (ac voltage levels) for differential inputs. V_{IL} = GND for LVCMOS input.
	- 8. $V_{ID} = 600$ mV
	- 9. t_{PLH} and t_{PHL} are the same as t_{PDM}.

LOAD CIRCUIT – HIGH-TO-LOW SLEW-RATE MEASUREMENT

VOLTAGE WAVEFORMS – HIGH-TO-LOW SLEW-RATE MEASUREMENT

LOAD CIRCUIT – LOW-TO-HIGH SLEW-RATE MEASUREMENT

VOLTAGE WAVEFORMS – LOW-TO-HIGH SLEW-RATE MEASUREMENT

Figure 7 — Output Sew-Rate Measurement Information (V_{DD} = 1.8 V
$$
\pm
$$
 0.1 V)

Notes: 1. CL includes probe and jig capacitance.

2. All input pulses are supplied by generators having the following characteristics: PRR \leq 10MHz, Z_O = 50Ω, input slew rate = 1 V/ns ±20% (unless otherwise specified).

3 Test circuits and switching waveforms (cont'd)

3.3 Error output load circuit and voltage measurement information (V_{DD} **= 1.8 V** \pm **0.1 V)**

All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz; $Z_0 = 50\Omega$; input slew rate = 1 V/ns $\pm 20\%$, unless otherwise specified.

LOAD CIRCUIT – HIGH-TO-LOW SLEW-RATE MEASUREMENT

 — Figure 29 Voltage waveforms, open-drain output low-to-high transition time with respect to reset input

 — Figure 30 Voltage waveforms, open-drain output high-to-low transition time with respect to clock inputs

 — Figure 31 Voltage waveforms, open-drain output low-to-high transition time with respect to clock inputs

Test circuits and switching waveforms (cont'd)

3.4 Partial-parity-out load circuit and voltage measurement information ($V_{DD} = 1.8 V \pm 0.1 V$ **)**

All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz; $Z_0 = 50\Omega$ input slew rate = 1 V/ns \pm 20%, unless otherwise specified.

(1) C_L includes probe and jig capacitance.

 $\rm V_{TT} = V_{DD}/2$ t_{PLH} an t_{PHL} are the same as t_{PD} . $V_{I(PP)} = 600$ mV

Figure 33 — Partial-parity-out voltage waveforms; propagation delay times with respect to clock inputs

 $V_{TT} = V_{DD}/2$

 t_{PLH} an t_{PHL} are the same as t_{PD} .

 $V_{IH} = V_{REF} + 250$ mV (AC voltage levels for differential inputs. $V_{IH} = V_{DD}$ for LVCMOS inputs.

 $V_{IL} = V_{REF} \Box$ 250 mV (A voltag levels) for differential inputs. $V_{IL} = V_{DD}$ for LVCMOS inputs.

Figure 34 — Partial-parity-out voltage waveforms; propagation delay times with respect to reset input

ALL DIMENSIONS IN MILLIMETERS

Note: Ball grid total indicates maximum ball count for package. Lesser quantity may be used.

10-0055C

MO-205 * Source Ref.: JEDEC Publication 95,

Ordering Information

